HOSTESS HOSTESS

Developer's Toolkit for the Hostess® i Series



St. Paul, Minnesota 55113 (612) 631-7654

Copyright © 1995. Comtrol Corporation All Rights Reserved. First Edition March 1, 1995

Trademarks

The Comtrol logo is a registered trademark of Control Systems, Inc. Hostess is a registered trademark of Comtrol Corporation.

Comtrol is a trademark of Comtrol Corporation.

80286 is a trademark of Intel Corporation.

Borland and Turbo Debugger are registered trademarks of Borland International, Inc.

IBM PC is a trademark of International Business Machines Corporation.

Intel is a registered trademark of Intel Corporation.

Microsoft and MS-DOS are registered trademarks of Microsoft Corporation.

Windows is a trademark of Microsoft Corporation.

UNIX is a registered trademark of UNIX System Laboratories (USL).

Product names mentioned herein may be trademarks and/or registered trademarks of their respective companies.

Comtrol Corporation Document Number: 6254 Printed in the U. S. A.

Before You Begin

Scope

IN.

This guide describes the functionality of the Hostess i controller, along with information needed to program the controller.

This manual provides information for Hostess i controllers with a serial number of HI07-002409 or greater.

The EPROM on the controller changed for models HI07-002409 or greater to reflect a revision to the Borland® Turbo Debugger® (version 4.02). This means if you use this manual for earlier serial numbers of the controller:

Li

區

- You will find that the steps for using the Turbo Debugger are not quite correct.
- You can not use the 4.02 or greater version of the Turbo Debugger with the EPROM on the controller; you must use version 3.2 or lower.

L

匾

Note: Unfortunately, Borland International did not make the 4.02 version of the Turbo Debugger backward compatible with previous levels.

Prerequisites

Lin.

Lii.

This manual assumes that have also ordered the Development Board Option (discussed below). To effectively use this toolkit, the manual assumes the following conditions exist:

- The controller is installed in your system.
- If it is not installed, refer to the User 's Guide for this information.
- Your ISA personal computer system consists of the following:
- DOS version 4.01 or higher
- Optionally, Windows™ 3.1 or higher running in 386-enhanced mode
- You are running one of the following compilers on the development system:

Ji.

Lil

II.

Uil.

- Borland C++ (version 4.02 or later)
- Microsoft® Visual C++ (version 1.0 or later)

Lit.

Note: For a detailed list of the requirements for the development system, refer to the documentation for the compiler.

Audience

This guide is primarily for the programmer who is familiar with C language or 80286TM Assembly language.

What the Developer's Toolkit Contains

The Developer's Toolkit consists of the following pieces:

- This manual.
- A Developer's Toolkit diskette containing sample programs for your controller.
- The Advanced Micro Devices manual for the serial communications controller on your controller.

To readily use the Toolkit, you should have ordered the *Development Board Option* on your controller. This option is provided at no additional charge and includes the following pieces:

- A debug/reset header soldered to the controller
- A debug/reset box and cable

Note: If you have any questions regarding the Toolkit or the Development Board Option, contact Comtrol using the information provided in Appendix A.

Organization

This guide contains the following information:

Section 1. Controller Overview

Describes features and components of the controller.

Section 2. Sample Programs

Discusses the toolkit's sample programs for the controller.

Section 3. System I/O Addresses

Discusses setting I/O addresses and the control registers.

Section 4. Controller Internal I/O Addresses

Discusses controller internal I/O addresses and the configuration control register.

Section 5. Dual-Port Memory

Discusses how dual-port memory is mapped.

Section 6. Extended Addressing Mode

Describes relocating addresses and expanding memory.

Section 7. Direct Memory Access

Discusses the Direct Memory Access Control Unit (DMAU) registers.

Section 8. Interrupts

Explains how interrupts affect the system processor and the controller. Section 9. Timers

Describes the Timer Control Unit (TCU) and its registers. The Count and Multiple Latch commands are also discussed

and Multiple Latch commands are also discussed.

Section 10. SCC Port Communication

通

لقا

Lists the command and data register I/O addresses.

Section 11. Downloading and Executing a Control Program

Discusses the steps involved to download and avenue a control

Discusses the steps involved to download and execute a control program.

Section 12. Debugging Tools

Discusses the following debugging tools:

- DPMMAP.C
- Status flag groups (SFGs)
- Trace Buffer
 The Borland

Li

- The Borland Turbo Debugger
- Firmware debugger

直

Appendix A. Developer's License Agreement and Contacting Comtrol

Provides you with a copy of the Developer's License agreement and lists methods for contacting Comtrol for technical support.

Index

E.

Bibliography

Am8530H/Am85C30 Serial Communications Controller 1992 Technical Manual. U.S.A. Advanced Micro Devices, Inc., 1992. NEC 16-Bit V-Series Microprocessor Data Book. U.S.A: NEC Electronics Inc., May 1990.

Table of Contents

3.7.4. Control Register #3	

Control Desired #1	
Control Degister #1	
3.7.1 Writing Control Bonistons	
Control Register Oversiew	30.0
	000
Interminting the Controller	2
Resetting and Initializing the Controller	3.4.
Reading the Controller Identification Byte	3.3
Setting System I/O Addresses	3.2.
	3.1.
tion 3. System I/O Addresses	Sec
Program	
Utility	
. Compiling the Sample Programs Using the Borland Make	2.7.
2.6.1. Invoking HITERM2-18	1
HITERM.C2-	2.6
HILIB.C	0.0
THE CONDERSON	10
DPLOADERC	24
Dual-Port RAM Configuration for CPC RIN	2.3
	2.2
	2.1
ction 2. Developer's Toolkit Sample Programs	Seci
. Toolkit	1.2
1.1.3.	
DEROM	
EDDON	
1 1 1 Microprocessor	
oller Features	1.1
Section 1. Controller Overview	Sec
Tablesxv	Ta
rlowchartsxiii	110
riguresxii	118
Examplesx1	i X
Die of Contents	BI
	3
Bibliography	Bil
ranizationiv	Or
What the Developer's Toolkit Containsiv	W.
	Au
ites	Pr
***************************************	Sco
ou Begin	Be
	1

⊴.

Section 8. Interrupts
8.1. Interrupting the Sy
8.2. Interrupting the Co
8.3. Internal Interrupt S
8.4. Interrupt Vectors...
8.5. Interrupt Mask Reg
8.6. SCC Interrupt Vecto
8.7. Initializing SCC Inte

7.2.3. 7.2.4. 7.2.6. 7.2.7. 7.2.8.

Section 9. Timers

TCU Operation Procedure.....

Initializing SCC Interrupt Vectors SCC Interrupt Vector Types..... Interrupt Mask Register (IMR)..... Interrupt Vectors..... Internal Interrupt Service Routine......

i.		
	la.	2.1. TMD (Timer Mode Register) 9-1
Ĭ.	n	***************************************
L	- Mi	n 9. Timers
U	1	
Lil.	T	
Lii.	A.	ternal Interrupt Service Routine8-1
li	_T	***************************************
1 1		4
i.	n	DMD (Mode Control Register)
i	Ì	DDC (Device Control Register)
U	1	2.4. DBA/DCA (Base/Current Count Register) 7.9
يال	T	7.2.2.2. DCH Write
		7-
UiL	'n	E :
1	. !	7.2.1 DICM (Initialize Command Document)
ii.	Fi.	OMA Channels
L		7 Direct Manager Assessment Addressing Mode6-6
U	n.	Addressing Mode
li.	m	3.2.1. Page Registers
1	1	***************************************
Ĭ.	A.	ided Addressing Mode
L.	F	Ū
Ú	1	Overview5-1 Dual-Port Memory Man
1	M	ğ
L	_1	- Configuration Control Register
U	Li	4.3.4.1. Int 24h — Configuration Control Regis
1	L	Configuration Control Boriston Tetransia
	H	4.3.2. DTR Source 4.4
d	j	Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Configuration Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control Register 4.3 1 RS 232 and RS 433 Control REGISTER 4.3 1 RS 232 and RS 433 Control REGISTER 4.3 1 RS 232 and RS 433 Control REGISTER 4.3 1 RS 232 and RS 433 Control REGISTER 4.3 1 RS 232 and RS 433 Control REGISTER 4.3 1 RS 232 and
		The state of the s

7.2.1.

6.3.

4.2. 4.3.

4.3.1. 4.3.2. 4.3.3.

Section 4. Controller I/O Addresses

3.7.5.

Overview....


Control Register #4.....

.3-13

4

Controller Internal I/O Addresses4-1

Index	A.1. A.2.	App	12.4.		12.3.			12.1.	11.3.		Sect. 11.1. 11.2.	10.1 10.2	9.5.	9.3.	
	Developer's License Agreement A-1 Contacting Comtrol A-2	Appendix A. Developer's License Agreement and Contacting Comtrol	Table 1	12.3.2. Firmware Debugger Command Definitions 12.8	- 200	12.2.4. Invoking the Remote Kernel	12-2.1. Setting Up the Hardware Environment 12-1 12-2.2. Connecting a Two-PC Environment 12-2 12-2.3. Configuring Symbol Tables 12-3	12.1. Debugging Tools Overview			Section 11.Downloading and Executing a Control Program 11.1 Overview 11.2 Using Firmware Utilities 11.2	Section 10.SCC Port Communications 10.1. Command and Data Register I/O Addresses	Using Timers	Multip 9.4.1.	9.2.2. 9.2.3.
	2 i		F	י בי מ	1000	ώ 4 α	చనగ	<u>-</u> -	4	ယ်ယံ	2 i	51	110	99	5



List of Examples, Figures, Flowcharts

Examples





Figures

ystem and the	Figure 12-1.Cabling between the Development System and Remote System
9-8	Figure 9-6. NC Flag Change
9-7	Figure 9-5. TST Format
9-6	Figure 9-4. Multiple Latch Command Format
9-6	Figure 9-3. Count Latch Command Format
9-4	Figure 9-2. TCKS Register
9-2	Figure 9-1. TMD Register
7-12	Figure 7-9. DMK Register
7-12	Figure 7-8. DST Register
7-10	Figure 7-7. DMD Register
7-9	Figure 7-6. DDC Register
mat7-8	Figure 7-5. DBA/DCA Read/Write Command Format.
ister7-7	Figure 7-4. DBC/DCC Read/Write Command Register
7-7	Figure 7-3. DCH Register (Write)
7-6	Figure 7-2. DCH Register (Read)
7-E	Figure 7-1. DICM Register
6-	Figure 6-1. Expanding Memory
5-2	Figure 5-2. Controller's View of Its RAM
d-Port RAM5-2	Figure 5-1. System View of the Controller's Dual-Port RAM.
One Megabyte3-1;	Figure 3-1. Four Controllers Addressed Under One
rogram2- C2-1	Figure 2-1. Data Flow Diagram for the CPC.C Program Figure 2-2. Data Flow Diagram for DPLOADER.C
1-	Figure 1-1. Major Controller Components Figure 1-2. Installing the Toolkit

Flowcharts

Flowchart 12-1.	Flowchart 6-1.
Executing int 27h Before Downloading the Control Program	Relocating Addresses 6-2

Flowcharts

X

AIX

Flowcharts

List of Tables

ΥX

111

M

List of Tables

7.5	DMAU Register Initialization Changes	Table 7-4.
7-4	Accessing µPD71071 Mode Commands	Table 7-3.
7-3	DMAU Register Addresses (µPD71071 Mode)	Table 7-2.
7-1	DMA Channels	Table 7-1.
6-3	Address Conversion Table	Table 6-1.
5-6	Utility Commands	Table 5-4.
5-4	SCC Port Map	Table 5-3.
5-3	Firmware User Area Map	Table 5-2.
5-1	Dual-Port Memory Map	Table 5-1.
4-4	Configuration Control Register Bits	Table 4-2.
4-1	Internal I/O Addresses	Table 4-1.
3-13	Control Register #4 Interrupt Values	Table 3-12.
3-12	Control Register #3 Sliding Window Sizes	Table 3-11.
3-11	. Control Register #3 Window Offset	Table 3-10.
3-10	Control Register #3 Format	Table 3-9.
3-9	Below One Megabyte Addressing	Table 3-8.
3-8	Control Register #2 Format	Table 3-7.
3-7	Memory Above One Megabyte	Table 3-6.
3-6	Control Register #1 (Bit D7)	Table 3-5.
3-6	Control Register #1 Format	Table 3-4.
3-5	Writing to Control Registers	Table 3-3.
3-3	Input/Output Map.	Table 3-2.
3-2	Switch Settings	Table 3-1.
2-11	Line Table Map	Table 2-3.
2-9	64K Dual-Port Memory Map	Table 2-2.
2-2	Line Table Number and Controller Ports	Table 2-1.
1-3	Standard Memory Map	Table 1-1.

Controller Overview

Table 12-2. Debugger Command Definitions......12-8 Table 12-1. Debugger Commands..... Table 11-1. Utility Commands..... Table 10-1. SCC VO Addresses Table 9-7. Table 9-6. Table 9-5. Table 9-4. Table 9-3. Table 9-2. Table 9-1. Table 8-4. Table 8-3. Table 8-2. Table 8-1. Timer Frequencies Timer Count Register Addresses..... State of Multiple Latch Commands..... Timer Control Word Values.....9-9 NC Flag Change TCT Registers9-5 TCU Register/Command Addresses..... Interrupt Vector Table Locations..... SCC Interrupt Vector Binary Values..... Hardware Interrupt IMR Bits Interrupt Vectors.....9-8 ..9-10 .12-7.11-2 .10-1 .9-10 ...8-3 .9-1 .8-6 .9-7 .8-8 8-7

Section 1. Controller Overview

1.1. Controller Features

The Hostess i is an 8-port intelligent serial controller, which can be upgraded to 16 ports with an 8-port upgrade module. Each port can be set for RS-232 or RS-422 mode. Ports 1 and 2 can be configured for synchronous mode and support full-duplex DMA.

The controller contains four or eight Am8530 Serial Communication Controllers (SCCs), depending on your model. This device implements the eight or sixteen serial ports found on the controller. The SCCs are mapped into the processor's I/O address space. For more information about programming the SCCs, refer to documentation for the 8530 SCCs listed in the Bibliography (in the Before You Begin section).

Figure 1-1 illustrates the architecture of the major components of the controller.




Figure 1-1. Major Controller Components

in.

The following is a list of additional components and features of the controller:

- 12 MHz, zero-wait-state, NEC V53 16-bit microprocessor
- 128K dual-ported RAM
- SIMM slots to upgrade local RAM to 640K, 2MB, or 8MB
- Switch-definable I/O addresses
- Software-definable memory addresses, IRQs, and 8 or 16-bit memory transfers

- Three programmable timers
- A configuration control register, which controls the source of some serial signals

Note: Refer to the User's Guide for information on the location of these components or for controller specifications.

1.1.1. Microprocessor

The V53 microprocessor connects to many of the other components through the local address bus and the local data bus. It is binary code compatible with the 80286 processor, operating in real mode. This implies that it can address up to the one megabyte boundary. The V53 has a proprietary extended address mode that allows it to access memory above the one megabyte boundary.

The V53 microprocessor has the following integrated components:

- An 8237 four-channel DMA controller
- An 8251 UART communications controller
- Three 8254 timer-counters
- An 8259 interrupt controller
- A refresh controller

1.1.2. EPROM

The EPROM contains 64K bytes mapped at the top of the processor's one megabyte of memory space. This firmware contains code for the following:

- V53 bootstrap instruction
- V53 initialization
- Interrupt controller initialization
- Timer initialization
- Interrupt vector initialization
- Interrupt Service Routines (ISRs)
- Diagnostics for Serial Communication Controllers (SCCs) and memory
- Terminal debugger
- The Borland Turbo Debugger remote kernel

Although it is possible for users to produce their own EPROMs for the controller, Comtrol does not recommend it. Instead, users can customize the operation by developing their own control programs and downloading them to the controller.

1.1.3. Memory

lii.

The standard memory block contains 128K bytes of dual-ported RAM. This RAM is mapped at the bottom of the processor's memory space, which is the controller's base configuration.

A small portion of this memory is reserved for the interrupt vector table and for firmware usage. The remainder can be used to customize the controller, by developing and downloading a user's own control program into the dual-ported RAM.

lä.

lii)

lii.

Table 1-1 shows the standard memory map, as addressed by the local processor.

Table 1-1. Standard Memory Map

Description	Starting Address
Unused	10080h
Firmware user area (obsolete)	10000h
Firmware user area	00B80h
Unused	00C00h
Firmware work space	00400h
Interrupt vector table	d00000

Additional memory can be added to the controller by adding SIMM modules (640K, 2MB, or 8MB). All memory is contiguous, starting at address 0. When additional memory is added, the first 512K is dualport and the remainder is local. Only the V53 can access local memory All memory above the 1MB boundary is accessible to the V53 in extended mode.

The dual-ported RAM can be viewed by the system processor through a sliding window. This window represents the portion of dual-ported RAM that is visible to the system processor at any one time. The location and size of the window is software programmable through a set of control registers.

The I/O block contains the following functions, which can be performed by I/O writes or reads from the system's processor:

(III)

- Write a control register index
- Write to a control register
- Enable or disable dual-ported RAM
- Interrupt the on-board processor
- Select an interrupt request (IRQ)
- Enable or disable IRQs
- Reset the controller

Controller Overview

The control register block contains the functions that can be performed by I/O writes from the system processor. The control registers are The control register functions select the following: accessed when an index, and then a control register value is written.

- The base address of dual-ported RAM in the system's memory space
- The size of the system's window in dual-ported RAM
- The portion of dual-ported RAM visible in the system's window
- The IRQ line used by the controller

1.2. Toolkit Installation

Figure 1-2 illustrates how to install the Developer's Toolkit.

that came with your controller (see note). Install the controller using the documentation

Create a directory on your hard drive for the sample programs.

Note: The Toolkit programs use 218h as the base I/O address. If you use a different address, you must edit the programs to reflect your address selection.

Copy the files from the Developer's Toolkit diskette.

Figure 1-2. Installing the Toolkit

See Section 2 for detailed information about the sample programs on the Developer's Toolkit diskette.

Section 2. Developer's Toolkit Sample Programs

Developer's Toolkit Sample Programs Overview

القا

Lil.

model that works on the Hostess i. source listings and executable files for a simplified control program manual on the Developer's Toolkit diskette. The diskette contains the This section illustrates the sample programs included with this

and low-level code. language examples. Control programs often are a mix of both high-level This manual and Developer's Toolkit use both C and 80286 assembly

how the control program works. The control program, CPC.BIN, was written in the C and the 80286 assembly languages. This section lists programs found on the Developer's Toolkit diskette the CPC.BIN source code, and the source code listings for the other Comtrol encourages you to use these files on the diskette and examine

The executable control program model (CPC.BIN) runs on the Hostess i. It opens, closes, reads, and writes to any asynchronous line on the

These files make up the control program model:

- CPC.C the source code for the control program model
- CPC.BIN the executable control program model
- CPC.H the header file for CPC.C.
- CPCSTART.ASM the startup code, in assembly language
- CPC.TDS the symbol table (for debugging).
- DPLOADER.C the source code for the loader program

- DPLOADER.EXE the executable loader program
- system applications. DPRAM.H - header file used by both the control program and by
- FIRMUSER.H the C header file that defines the firmware user
- firmware user area. FIRMUSER.EQU - the assembly language file that defines the
- CLOCATE,EXE a locator program that performs relocation of CPC.BIN file producing CPC.BIN as it's output.

Lil



ii.

2.2. How the Control Program Works

The following steps describe how the control program works:

- At power up, the local processor executes the initialization and diagnostic code out of the firmware.
- The system processor downloads (writes) the control program into dual-port memory (DPM) starting at the local processor's address C0:0 using the COPY firmware utility command.
- The system processor invokes the EXEC firmware utility command, which in turn invokes the control program, at the CO:0 entry point. The first section of the control program's code initializes the segment registers, stack, interrupt vectors, timer, and several fields of the firmware user area.
 After initializing these data structures, the control program enters an affinite processing loop. Line refers to any one of the 16 section.

After initializing these data structures, the control program enters an infinite processing loop. *Line* refers to any one of the 16 serial lines (ports) on the controller. The sample programs number the lines from 0 to 15. Each serial line has a line-table entry associated with it.

Table 2-1. Line Table Number and Controller Ports

нин	1	Line	Line	Line	Line	Lin	Lin	Lin	Line	Lin	Lii	Li	Li	Li	E:	Li	
1	Line 14 table	Line 13 table	Line 12 table	Line 11 table	Line 10 table	Line 9 table	Line 8 table	Line 7 table	ne 6 table	Line 5 table	Line 4 table	Line 3 table	Line 2 table	Line 1 table	Line 0 table	Line Tables	AMOUNT
Dan 10	Port 15	Port 14	Port 13	Port 12	Port 11	Port 10	Port 9	Port 8	Port 7	Port 6	Port 5	Port 4	Port 3	Port 2	Port 1	Controller Port	Number and Control

The main loop sequentially checks each line's line-table entry, line-status field. If the LINE_ACTIVE bit is not set, processing continues with the next line.

If the LINE_ACTIVE bit is set, the line status is checked to see if the TX_ACTIVE bit is set.

The TX_ACTIVE bit indicates that the SCC is busy sending a character and it cannot accept another character.

If the SCC is free, the main loop calls the deq_Tx_data routine to write the next character (if any) from the current line's transmit buffer to the SCC's internal transmit buffer.

The data is placed in the transmit buffer queue at the location pointed to by the transmit head pointer in the line table. Data is removed from the transmit buffer queue transmit tail pointer in the line table. (Consider these loop operations as background processing. Interrupt service routines (ISRs) handle all other processing in the control program.)




Figure 2-1. Data Flow Diagram for the CPC.C Program

LINE_ACTIVE bit in the line-table entry, line-status field.

The open message includes the line number and the communication parameters. This information is passed to an open routine, which initializes the appropriate SCC and enables the line by setting the

During the control program's initialization phase, an interrupt service routine (system_isr) replaces the firmware routine that first invoked the control program. The system_isr routine is responsible for processing messages sent by the system processor to the control program in the Comq buffer.

i

M.

else

enable();

OUTB(It_p->io_base + 2,*(It_p->Txq_com + tail)); /* write char to SCC */

/* not doing RS-485 */

Four messages have been defined

- null_cmd (does nothing)
- onen
- open

close

int_sys (an example of interrupting the system).

Of these messages, only open and close are useful.

The close message includes the line number, which is passed to a close routine to disable the appropriate SCC and clear the LINE_ACTIVE bit. void interrupt far system_isr(EOI(INTCTL,EOIVAL); (*dispatch[msg_buf[0]])(); if(msg_buf[0] < 0 || msg_buf[0] >= NUM_SYSCMD) /* invalid command */ if(!deq_com_msg()) static void (*dispatch[NUM_SYSCMD])(void) = /* Set up dispatch table, one function for each Sys uP command */ EOI(INTCTL,EOIVAL); EOI(INTCTL,EOIVAL); open, return; close, int_sys null_cmd, /* 3 */ /# 0 #/ /* 2 */ /* I */ /* end of interrupt to PIC */ /* get message from Com uP */ /* no message, return */ /* end of interrupt to PIC */ /* execute command function */ /* no message, return */ /* end of interrupt to PIC */

UL

L

Examples of system-side processing for open and close are contained in HILIB.C, the hiopen and hiclose functions illustrate the system-side processing for the open and close messages.

The hiopen function opens a serial line on the Hostess *i*. After a line has been opened, data may be transmitted to that line. To transmit a character, the system processor writes the character to that line's transmit buffer, using the normal queue operations, as used in the HILIB.C, hiwrite routine.

The control program's main loop removes the character from the queue and writes it to the SCC, and then sets the TX_ACTIVE bit in the line table. No more characters can be sent by the control program until TX_ACTIVE clears.

The system can continue adding characters to the transmit buffer until it is full. When the SCC has completed serially shifting the character out, it issues an interrupt to the Hostess *i* processor, which invokes the TBE_isr routine for that line. TBE_isr clears TX_ACTIVE, which allows the next character to be sent.

OUTB(see, RESET_IUS); OUTB(sec, WR0); OUTB(see,RESET_TX_INT); OUTB(sec, WR0); lt_p->line_status &= ~TX_ACTIVE; void TBE_isr(LINE_ENTRY_T far *lt_p) if(lt_p->line_status & ALLSENT_PEND) scc = lt_p->io_base; if(lt_p->line_status & SEND_FLAG) lt_p->line_status &= ~ALLSENT_PEND; txmode485(lt_p,0); OUTB(see, RESET_IUS); OUTB(sec, WR0); It_p->line_status &= ~TX_ACTIVE; OUTB(It_p->io_base + 2,FLAGCHAR); It_p->line_status |= ALLSENT_PEND; lt_p->line_status &= ~SEND_FLAG; /* time to send RS-485 flag char */ /* SCC command register address */ /* no longer waiting for last char */ /* get SCC command register address */ /* end of interrupt to SCC */ /* reset pending Tx interrupt */ /* indicate no char in SCC Tx buffer */ /* RS-485, set line to Rx */ /* set transceiver to receive state */ /* end of interrupt to SCC */ /* indicate no char in SCC Tx buffer */ /* write flag char to SCC */ /* next TBE_isr set Rx state */

removed from the receive buffer queue receive tail pointer in the line reads the character from the SCC and places it in that line's receive location pointed to by the receive head pointer in the line table. Data is buffer queue. The data is placed in the receive buffer queue at the After a line has been opened, data may also be received from that line. When the SCC receives a serial character, it issues an interrupt to the local processor, which invokes the RCA_isr routine for that line. RCA_isr

```
void RCA_isr(LINE_ENTRY_T far *It_p)
OUTB(see,RESET_IUS);
                     OUTB(sec, WR0);
                                                                                                                                                     if(num_full < RXB_SIZE - 1)
                                                                                                                                                                                                                                                  if((num_full = head \cdot lt_p > Rxq_tail) < 0)
                                                                                                                                                                                                                                                                                                                               scc = lt_p->io_base;
                                                                                                                                                                                                                                                                                                                                                                                                               unsigned char ch;
                                                                                                                                                                                                                                                                               head = lt_p->Rxq_head;
                                                                                                                                                                                                                                                                                                        ch = inp(sec+2);
                                                                                                                                                                                                                                                                                                                                                                 int num_full;
                                                                                                                                                                                                                                                                                                                                                                                          int head;
                                                                                                                                                                                                                                                                                                                                                                                                                                          int sec;
                                                                          lt_p->Rxq_head = (head + 1) % RXB_SIZE;
                                                                                                  *(lt_p->Rxq_com + head) = ch;
                                                                                                                                                                                                     num_full += RXB_SIZE;
            /* end of interrupt to SCC */
                                                                                                                                           /* if Rx queue has empty space */
                                                                                                                                                                                             /* adjust for queue wrap */
                                                                                                                                                                                                                                                                                             /* read character from SCC */
                                                                                                                                                                                                                                                                                                                    /* get SCC command register address */
                                                                                                                                                                                                                                                                                                                                                    /* number Rx queue locations filled */
                                                                                                                                                                                                                                                                                                                                                                             /* Rx queue head pointer */
                                                                                                                                                                                                                                                                                                                                                                                                      /* character read from SCC */
                                                                                                                                                                                                                                                                                                                                                                                                                           /* SCC command register address */
                                                                                                                                                                                                                                           /* num queue locations full */
                                                                                            /* add received character to queue */
                                                                     /* bump head pointer */
```

ESC_isr and SRC_isr: The system processor may then remove that character from the queue, as used in HILIB.C's hiread routine. These interrupts are handled by CPC.C's interrupt service routines changes or special receive conditions The SCC's are also capable of generating interrupts for external status

void SRC_isr(LINE_ENTRY_T far *|L_p) void ESC_isr(LINE_ENTRY_T far *It_p) /* Do External Status Change processing here */ OUTB(sec, RESET_IUS); OUTB(sec, WR0); OUTB(sec,RESET_EXT); OUTB(sec, WR0); status = status; status = inp(sec); sec = lt_p->io_base; unsigned char status; int sec; /* reset external status interrupts */ /* prevent compiler warning */ /* read the external status */ /* get SCC command register address */ /* saves the external status */ /* end of interrupt to SCC *, /* SCC command register address */

scc = It_p->io_base;
OUTB(sec,RRI);
status = INB(sec);
status = status;

/* SCC command register address */
/* saves the SRC status */
/* get SCC command register address */
/* read the SRC status */
/* read the external status */

/* prevent compiler warning */
/* Do Special Receive Condition processing here */

OUTB(sec,WR0);
OUTB(sec,ERROR_RESET);
OUTB(sec,WR0);
OUTB(sec,RESET_IUS);

/* for insurance */
/* issue error reset command */
/* end of interrupt to SCC */

The local processor's timer 1 is initialized by the control program to generate an interrupt 12 times a second. These are handled by the interrupt service routine timer1_isr, which does nothing except increment the "heartbeat" counter found in the firmware user area.

void interrupt far timer1_isr()

fu_p->heartbeat++; EOI(INTCTL,EOIVAL);

/* bump heartbeat counter */ /* end of interrupt to PIC */

2.3. Dual-Port RAM Configuration for CPC.BIN

Information stored in dual-port memory (DPM) includes:

- General information about the controller as defined by firmware (the firmware user area)
- Area for messages for the communications processor (Comq)
- Area for messages for the system processor (Sysq).
- Line tables for each of the 16 ports that describe the port.
- Transmit and receive buffer for each of the 16 lines.

The control program uses less than 64K of dual-port memory, beginning at the local processor's address 0000:0. The system processor views this same memory beginning at address D000:0. See Table 2-2 for a map of this area of dual-port memory.

Table 2-2. 64K Dual-Port Memory Map

20	Filler	5408
	Message area	520A
	Tail pointer	5208
	Head pointer	5204
	System Message Queue	
	Message area	5004
	Tail pointer	5002
	Head pointer	5000
	Comm Message Queue	
	Control program and empty space	C00
	Balance of firmware area	всо
	Utility message buffer	BB0
	Utility status	BAF
	Utility command	BAE
	Heartbeat	BAA
	Invalid interrupt count	BA8
	Invalid interrupt type	BA7
	Invalid interrupt flag	BA6
	Board ID	BA2
	SCC map	B9E
	DRAM map	B9A
	Reserved	B96
	Control program release number	B8E
	Firmware release number	B86
	Configuration map (obsolete)	B84
	Boot/activity flag	B82
	Processor interaction flag	B80
	Firmware User Area	
	Reserved	0
Hex Byte	Use	Hex

Offset in Hex	Use Length Hex Byt	Length in Hex Bytes
	Line Tables	The same of the sa
5410	Line 0 table	20
5440	Line 1 table	20
5470	Line 2 table	20
54A0	Line 3 table	20
54D0	Line 4 table	20
5500	Line 5 table	20
5530	Line 6 table	20
5560	Line 7 table	20
5590	Line 8 table	20
55C0	Line 9 table	20
55F0	Line 10 table	20
5620	Line 11 table	20
5650	Line 12 table	20
5680	Line 13 table	20
56B0	Line 14 table	20
56E0	Line 15 table	20
	Transmit Buffers	
5710	Line 00	200
5910	Line 01	200
5B10	Line 02	200
5D10	Line 03	200
5F10	Line 04	200
6110	Line 05	200
6310	Line 06	200
6510	Line 07	200
6710	Line 08	200
6910	Line 09	200
6B10	Line 10	200
6D10	Line 11	200
6F10	Line 12	200

Table 2-2. 64K Dual-Port Memory Map (Continued)

Offset in Hex	Use	Length in Hex Bytes
7110	Line 13	200
7510	Line 15	200
	Receive Buffers	
7710	Line 00	800
7F10	Line 01	800
8710	Line 02	800
8F10	Line 03	800
9710	Line 04	800
9F10	Line 05	800
A710	Line 06	800
AF10	Line 07	800
B710	Line 08	800
BF10	Line 09	800
C710	Line 10	800
CF10	Line 11	800
D710	Line 12	800
DF10	Line 13	800
E710	Line 14	800
EF10	Line 15	800
F710	Unused	8F0
10000	End of DPM	

Table 2-3. Line Table Map

Offset in Hex	Use SCC base I/O address	88
2	Line status	
4	Write register 2 value	due
Ö1	Write register 3 value	lue
6	Write register 4 value	2000


End of DPM
Filler
Receive buffer system processor address
Receive buffer local processor address
Receive buffer tail pointer
Receive buffer head pointer
Transmit buffer system processor address
Transmit buffer local processor address
Transmit buffer tail pointer
Transmit buffer head pointer
Filler, keep pointers on even address
Write register 15 value
Write register 13 value
Write register 12 value
Write register 5 value
Use

You can read through the listings to learn how a control program works with the Hostess i controller. You will see some of this code again as examples in the following subsections.

2.4. DPLOADER.C

DPLOADER is a DOS program written in C language. This program

- Reset the Hostess i controller.
- Remove header bytes before downloading.
- Download a binary file into dual-port RAM on the controller.
- Figure 2-2 shows the DPLOADER.C. Start the Turbo Debugger debugger kernel code on the controller.



UL

G

Figure 2-2. Data Flow Diagram for DPLOADER.C

2.5. HILLIB.C

IL.

HILB.C is the file that contains four significant Hostess i functions:

- hiopen()
- hiclose(
- hiwrite(

hiread()

2-12

Compile and link the HILIB.C file with your application program to access Hostess i serial lines. The paragraphs that follow explain these routines, with examples in C syntax.

The hiopen function opens a requested serial line on the Hostess i, initializes the line to 9,600 baud, 8 data bits, 1 stop bit, and no parity.

```
int hiopen(int linenum)
                                                                                                                                             openmsg[1] = (char)linenum;
                                                                                                                        if(enq_com_msg(openmsg))
      return(0);
                                                                                                                                                                                                                                                                                                                                                                                            /* Default open message to controller */
static char openmsg[MSG_LEN]=
                                                                                 OUTB(IO_SYS+2,0);
                                                                  return(1);
                                                                                                                                                                                         0,0,0,0,0,0,0,0
                                                                                                                                                                                                                                                       0xc0,
0x44,
0x60,
0x0e,
                                                                                                                                                                                               /* RS-485 parameter (0=disable RS485, 1=enable RS485) */
/* fail */
                                                                            /* interrupt SYS uP */
                                                                                                                 /* add message to COMQ */
                                                                                                                                      /* set up line number in message */
                                                                                                                                                                                   /* unused */
                                                                                                                                                                                                                   /* WR13 parameter (upper byte of BRGTC) */
                                                                                                                                                                                                                                           /* WR12 parameter
                                                                                                                                                                                                                                                             /* WR5 parameters (Tx character size) */
                                                                                                                                                                                                                                                                                                    /* WR3 parameters (Rx character size) */
                                                                                                                                                                                                                                                                               /* WR4 parameters (stop bits, parity */
                                                                                                                                                                                                                                                                                                                           /* line number parameters */
                                                                                                                                                                                                                                                                                                                                              /* command number parameter */
                                                                                                                                                                                                                                            (lower byte of BRGTC) */
```

Returns 1 if successful, 0 if unsuccessful.

The function hiclose closes a requested serial line on the controller:

int hiclose(int linenum) eise if(enq_com_msg(closemsg)) closemsg[1] = (char)linenum; static char closemsg[MSG_LEN] = /* Default close message to controller */ return(0); return(1); OUTB(IO_SYS+2,0); 0,0,0,0,0,0,0,0,0,0,0,0,0 /* fail */ /* success */ /* interrupt SYS uP */ /* add message to COMQ */ /* set up line number in message */ /* line number parameter */ /* unused */ /* command number parameter */

Returns 1 if successful, 0 if unsuccessful

Developer's Toolkit Sample Programs

UIL.

UIL.

IN

The hiread function reads up to a maximum cnt bytes into the line's receive buffer. The function does not wait for the bytes to read:

E

置

enough space to write if the request is too large

receive buffer into dual-port memory. The function does not wait for The hiwrite function writes up to a maximum cnt bytes from the line's

Returns the number of bytes read (0 - 'cnt').

馬

return(cent); lt_p->Rxq_tail = tail; /* Update Rx buffer tail */ /* Copy the rest of the buffer, if any left */ tail = (tail + (cent - i)) % RXB_SIZE; /* Point to beginning of buffer if already at end of it */ BCOPY(lt_p->Rxq_sys + tail,sbuf,cent - i); /* Copy to end of Rx buffer */ if(i < 0)i = ccnt - (RXB_SIZE - tail); if(cnt < ccnt) else if(ccnt == 0) int hiread(char *sbuf,int cnt,int linenum) if((ccnt = head - tail) < 0)/* Get number of characters in Rx buffer */ tail = i; BCOPY(It_p->Rxq_sys,sbuf + (ccnt - i),i); /* Verify that head values match to prevent possibility that ctrlpgm i = 0; while(head != heads) heads = It_p->Rxq_head; head = lt_p->Rxq_head; lt_p = line[linenum]; cent = ent; tail = It_p->Rxq_tail; int cent; int tail, head; return(ccnt); cent += RXB_SIZE; int heads; LINE_ENTRY_T far *lt_p; heads = lt_p->Rxq_head; head = It_p->Rxq_head; if controller is in 8 bit mode, */ modified it in between 8 bit SYS uP reads. Only need to do this /* i = whats left after wrap around */ /* nothing in Rx buffer */ /* don't overflow SYS uP buffer */ /* adjust for queue wrap */ /* read head again */ /* while the two head reads differ */ /* read head */ /* read head again */ /* read head */ /* read tail */ /* get ptr to line table entry */ /* count of chars copied */ /* save copy of head ptr */ /* Rx buffer head & tail ptrs */ /* balance of chars to copy after q wrap */ /* ptr to line table entry */

> int hiwrite(char *sbuf,int cnt,int linenum) LINE_ENTRY_T far *lt_p;

return(numopen); lt_p->Txq_head = head; /* Update Tx buffer head */ /* Copy the rest of the buffer, if any left */ /* Copy to end of Tx buffer */ if (i := 0)head = (head + (numopen - i)) % TXB_SIZE; /* Point to beginning of buffer if already at end of it */ BCOPY(sbuf,lt_p->Txq_sys + head,numopen - i); if (i < 0) i = numopen - (TXB_SIZE - head); if(numopen == 0)II(numopen > cnt) if((numopen = tail - head - 1) < 0)/* Get number bytes open in Tx buffer */ while(tail != tails) /* Verify that tail values match to prevent possibility that ctrlpgm modified it in between 8 bit SYS uP reads. Only need to do this tails = lt_p->Txq_tail; tail = It_p->Txq_tail; head = lt_p->Txq_head; lt_p = line(linenum); int head, tail; BCOPY(sbuf + (numopen - i),lt_p->Txq_sys,i); 1 = 0; int tails; int numopen; head = i; numopen = cnt; return(0); numopen += TXB_SIZE; tails = lt_p->Txq_tail; if controller is in 8 bit mode. */ tail = lt_p->Txq_tail; /* don't move more than are incoming */ /* adjust for q wrap */ /* read tail again */ /* no room in Tx buffer */ /* read tail */ /* while the two tail reads differ */ /* read head again */ /* read tail */ /* read head */ /* get ptr to line table entry */ /* save copy of tail ptr *, /* Tx buffer head & tall ptrs */ /* num bytes open in Tx buffer */ /* balance of chars to copy after q wrap */ /* ptr to line table entry */ /* i = what's left after wrap around */

Lii.

Lil.

Developer's Toolkit Sample Programs

UIL

Ui.

I

Returns the number of bytes written (0 - 'cnt').

HITERM.C

This DOS program works with the control program. The HITERM program runs on the system and emulates a terminal

2.6.1. Invoking HITERM

steps: To use the executable file HITERM.EXE with CPC.BIN, follow these

- Set the Hostess i controller for I/O address 218h.
- The program uses 64K starting at D000:0. Check that no other device occupies the D000 base memory address.
- Install the controller in the system
- Connect a non-intelligent ASCII terminal to the port on the Hostess i controller that you want to use. Set the terminal to:
- 9,600 baud
- 8 data bits
- No parity I stop bit
- No flow control
- Ch Start-up DOS
- 6 Execute DPLOADER.EXE

DPLOADER prompts you for values it needs to download the control

7 Execute HITERM.EXE

type on either keyboard. The HITERM application sends and receives any characters you

Pressing the <F10> key terminates the transmittal

2.7. Compiling the Sample Programs Using the Borland Make Utility

This file builds the executable programs, using the Borland make Included on the Developer's Toolkit diskette is a file called MAKEFILE.

This is the make file for the Hostess i.

CPC_RELOC_SEG = c0

CPC relocation address segment

MKF = makefile

STARTUP = cpcstart

CTLTYPE = HOSTESSI

Must define one of SMARTH, HOSTESSi, or HOSTESS186

#Must define both of the following to represent the same control program model CP_MODEL = MLARGE CPMODEL = 1 MLARGE # choose s(small),m(medium),c(compact), or l(large)

E # choose MSMALL,MMEDIUM,MCOMPACT or

CPCLIB = \bc31\lib\c\$(CPMODEL).lib # library for Borland C++

all: cpc.bin hiterm.exe dploader.exe

cpc.bin: \$(STARTUP).obj cpc.obj \$(MKF) #***** cpc control program *************** tlink /s /c /v @&&!

\$*.exe \$(STARTUP).obj \$*.obj

U

L

ı

\$*.map

\$(CPCLIB)

clocate \$*.exe \$*.bin \$(CPC_RELOC_SEG) tdstrip -s cpc.exe

del cpc.exe

cpc.obj: cpc.c cpc.h dpram.h firmuser.h \$(MKF) \$(CC) -c -m\$(CPMODEL) -v -D\$(CTLTYPE) \$*.c

\$(STARTUP).obj: \$(STARTUP).asm firmuser.equ \$(MKF) tasm /l /zi /mx /d\$(CTLTYPE) /d\$(CP_MODEL) /dSTACK_SIZE=2048 \$*.asm

hiterm.exe: hiterm.c hilib.c dpram.h \$(MKF) #**** hiterm.exe ********************

Ui,

Jil.

\$(CC) -ml -v -D\$(CTLTYPE) \$*.c hilib.c

dploader.exe: dploader.c dpram.h firmuser.h \$(MKF)

S(CC) -v -D\$(CILTYPE) S*.c

UL

UI

風

2.7.1. Using the MAKEFILE

To use MAKEFILE:

CILTYPE = HOSTESSi......# Must define one of SMARTH, HOSTESSi, or MAKEFILE entry must match your controller type: Edit the MAKEFILE file and define the Comtrol controller type. The

HOSTESS186

- N MAKEFILE entries must specify the same memory model. Define the appropriate memory model for your system. The CP_MODEL = MLARGE.....# choose MSMALL,MMEDI-#Must define both of the following to represent the same control I(large) CPMODEL = 1......# choose s(small),m(medium),c(compact), or program model
- co Save your changes to MAKEFILE

UM, MCOMPACT or MLARGE

4 Enter make at the DOS prompt.

2.7.2. Building the Sample Program

To build the sample programs, make performs the following steps:

- macro named CTLTYPE. The macro sets the controller type. DPRAM.H, and FIRMUSER.H. The MAKEFILE entry includes a Compile DPLOADER.EXE from the source files DPLOADER.C. S(CC) -v -DS(CTLTYPE) S*.c dploader.exe: dploader.c dpram.h firmuser.h \$(MKF)
- N that sets the controller type. DPRAM.H. The MAKEFILE entry also includes the CTLTYPE macro Compile HITERM.EXE from the source files HITERM.C HILIB.C, and

\$(CC) -ml -v -D\$(CTLTYPE) \$*.c hilib.c hiterm.exe: hiterm.c hilib.c dpram.h \$(MKF)

ω and FIRMUSER.EQU. The MAKEFILE entry includes the macros Assemble CPCSTART.OBJ from the assembly files CPSTART.ASM dSTACK_SIZE=2048 \$*.asm \$(STARTUP).obj: \$(STARTUP).asm firmuser.equ \$(MKF) STARTUP, CTLTYPE, CP_MODEL, and STACK_SIZE. tasm /l /zi /mx /d\$(CTLTYPE) /d\$(CP_MODEL)

STARTUP is the name of the startup control module CPSTART CTLTYPE sets the controller type.

CP_MODEL sets the memory model

STACK_SIZE sets the size of the control program's stack

4 Compile CPC.OBJ from the source files CPC.C, DPRAM.H, and FIRMUSER.H.

macros that set the memory model and controller type The MAKEFILE entry also includes the CPMODEL and CTLTYPE

cpc.obj: cpc.c cpc.h dpram.h firmuser.h \$(MKF) \$(CC) -c -m\$(CPMODEL) -v -D\$(CTLTYPE) \$*.c

ÇI,

CPCLIB macros: form CPC.BIN. The MAKEFILE entry includes the STARTUP and Compile CPC.BIN from the object files CPCSTART.OBJ and CPC.OBJ. Link the output with the appropriate libraries to form to

STARTUP is the name of the startup control module CPSTART memory model compiled for the control program CPCLIB is the path to the Borland C language library for the

cpc.bin: \$(STARTUP).obj cpc.obj \$(MKF) tlink /s /c /v @&&!

T. II.

\$*.exe \$(STARTUP).obj \$*.obj

\$(CPCLIB) \$*.map

I I

L

In this example, CPCLIB is set to the \cX.lib path

X is the memory model (s for small, m for medium, c for compact, or I for large).

not run under DOS, the CPCSTART module replaces c0X.lib. contains the C startup code for DOS. Since the control program does processor under DOS, also link the c0X.lib library. This library When you compile and link programs to run on the system path is the DOS path to the Borland C runtime library files

6 downloads the control program. CPC_RELOC_SEG macro sets the entry point segment address (in this case, C0h). This is the same address where DPLOADER.EXE CLOCATE.EXE is a utility that performs the relocation. The MAKEFILE entry creates the downloadable binary image CPC.BIN Relocate CPC.BIN to the entry point address to create CPC.BIN. The

U

III.

la.

Lil.

LIL

clocate \$*.exe \$*.bin \$(CPC_RELOC_SEG)

7. Strip the symbol table information from CPC.BIN. Place this information in CPC.TDS. The MAKEFILE entry removes the symbol table information and places this information in the CPC.TDS file. Turbo Debugger uses the symbol table information to find addresses for variables and other data structures.

tdstrip -s cpc.exe

Section 3. System I/O Addresses

3.1. Overview

This section discusses the following issues:

- Setting system I/O addresses
- Reading the controller identification byte
- Resetting and initializing the controller
- Initializing control registers
- Control register features
 Control register #1
- · Cont
- Control register #2
- Control register #4

Control register #3

I

3.2. Setting System I/O Addresses

The four-position DIP switch block on the controller sets the system I/O addresses. The controller reserves four consecutive I/O addresses, starting with the address set by the switches. These addresses are used to

- Reset and initialize the controller
- Initialize control registers
- Enable memory on the controller

The following subsections explain how these actions occur.

Table 3-1 shows the possible I/O addresses and their switch settings.

UNI

Lii.



2-22

33C - 33F hex	338 - 33B hex	31C - 31F hex	318 - 31B hex	23C - 23F hex	238 - 23B hex	21C - 21F hex	218 - 21B hex	I/O Address Range
ON	→ ON 1 2 3 6 1 2 3 4	ON 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	→ N 1 ■ 1 2 ■ 3 ■ 4	>0N 1	→ ON 1 2 3 1 1 2 3 4 1 1 1	ON 1 2 1 2 3 4 1	ON 1 2 3 5 4	DIP Switch Settings
73C - 73F hex	738 - 73B hex	71C - 71F hex	718 - 71B hex	63C - 63F hex	638 - 63B hex	61C - 61F hex	618 - 61B hex	I/O Address Range
ON	ON 1 1 1 2 1 1 1 2 3 4 1 1 1	ON	$\begin{array}{c c} \longrightarrow & \mathbf{O} \\ \mathbf{N} \\ \mathbf{I} & \blacksquare \\ \mathbf{S} & \blacksquare \\ \mathbf{A} & \blacksquare \\ \end{array}$	→ ON 1 □ □ 2 □ □ 3 □ 4 □	→ ON 1 □ □ □ 2 □ □ 3 □ □ 4 □	ON 1 2 3 1 3 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	→ ON 1 □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	DIP Switch Settings

The controller reserves four consecutive system I/O addresses:

- I/O_base+0
- I/O_base+1

I/O_base+2

I/O_base+3

is discussed in more detail. Table 3-2 shows the I/O map and refers you to the subsection where it

Table 3-2. Input/Output Map

	このはあることのできないとのできない。 まんしょうかん かんかん かんかん かんかん 一大学 一大学	Contraction of the Contraction o
I/O Address	Description	Detailed Discussion
I/O_base+0	Writes to control registers	Subsection 3.7.1
I/O_base+1	Enables/disables memory, control register index	Subsection 3.6
I/O_base+2	Interrupts controller	Subsection 3.5
I/O_base+3	I/O_base+3 Resets controller	Subsection 3.4

3.3. Reading the Controller Identification Byte

version level of your controller. controller identification read is supported only on the Revision B (and Reading (byte read) from address I/O_base + 2 gets the controller identification byte. This byte can be used to identify the type of Comtrol controller installed. This value is 01h for the controller. The later) controllers. See the Before You Begin discussion to find the

3.4. Resetting and Initializing the Controller

an spl 7 () kernel call.) not allowed between these two I/O writes. (For device drivers for the UNIX® operating system, you can protect these two I/O writes using execute. Write the value 00h, delay one-tenth of a second, then write Writing to the address I/O base+3 resets the controller, then it initializes the controller by causing the firmware start-up code to the controller is reset. System reads or writes to dual-port RAM are the value 0FFh. The controller's memory comes up as disabled after

218h: This example shows how to reset a controller whose I/O base address is

outp (0x21b,0xff); delay(HZ/10); outp (0x21b,0x00); /* Remove the reset */ /* Set the reset */ /* Delay 1/10 second */

After removing the reset, you must wait between approximately five seconds (for the 128 Kbytes of memory) to 25 seconds (for 2 MB) to allow the reset diagnostics to complete.

3.5. Interrupting the Controller

responsibility to service this interrupt. This example shows how to interrupt a controller whose I/O base address is 218h: Use I/O_base+2 to interrupt the controller. Writing any byte value generates an interrupt to the controller. It is the controller's

outp (0x21a,0);

3.6. Enabling and Disabling Dual-Port Memory

Use I/O_base+1 to enable or disable memory and as an index register when writing to the control registers. A write of value 1 to bit 2 disables the memory. A write of value 0 to bit 2 enables the memory. using the I/O base address 218h: This example shows how to disable and then enable the memory.

outp (0x219,4); outp (0x219,0); /* ON */ /* OFF */

See Subsection 3.7.1 for information on indexing the control registers.

3.7. Control Register Overview

There are four control registers on the controller. These write-only registers

- Control the memory addressing
- Select the memory window size, interrupts, and mode of operation (either PC (8-bit) or AT (16-bit)).

selects the I/O base address (see Subsection 3.2). I/O_base + 1 address, then the register contents to the I/O_base + 0 address (see Subsection 3.7.1). The four-position DIP switch SW1 You access the control registers by writing an index value to the

Overall, the registers function in this manner:

- Control register #1 selects the "above one megabyte" system
- Control register #2 selects the "below one megabyte" system address.
- memory. Control register #3 selects the "sliding window" of dual-port
- Control register #4 selects the interrupt request (IRQ)

3.7.1. Writing Control Registers

The control registers are written through a two-step process

First an index value is written out to I/O_base+1 to select the control register:

庙

Table 3-3. Writing to Control Registers

Control Register	Index with RAM Disabled	Index with RAM Enabled
щ	05h	01h
2	06h	02h
ω	0Ch	480
4	14h	10h

Lin.

H.

intervening index writes (this is useful for applications that use a sliding window into dual-port RAM). writes to the same control register are permitted without will remain fixed until an I/O_base+1 is written again. Subsequent Then the register contents are written out to I/O_base+0. The index

out to I/O_base+1 (see Subsection 3.2). This means that the data bit D2 must be set to a 1 whenever you write Initialize all control registers before enabling the controller's memory

For example:

outp (I/O_base+0, <paine>) outp (I/O_base+1, 05h);

山

outp (I/O_base+0, <value>) outp (I/O_base+1, 06h);

L

outp (I/O_base+0, <value>) outp (I/O_base+1, 0Ch);

outp (I/O_base+0, <value>) outp (I/O_base+1, 14h);

Lit.

通

Li

Setup for Control Register #1

Setup for Control Register #2

Setup for Control Register #3

Setup for Control Register #

following: After initializing the control registers, enable memory by executing the

outp (I/O_base+1, 00h)

Once the control registers are initialized, you access the registers with new addresses using the *Index with RAM Enabled* values in Table 3-3.

3.7.2. Control Register #1

megabyte for the controller. This write-only register selects the system memory address above one

- register #1, bit D7 must be set to one (1). address to control register #1, as determined by Table 3-6. Control If you want to address the controller above one megabyte, write 00h to control register #2, and write the value to select the desired
- zeros to bits D6 to D0. If you want to address the controller below one megabyte, write

Table 3-4 illustrates the format of control register #1. Writing a value to data bits D0 to D6 sets the address; writing a value to data bit D7 determines the mode of data transfer between the controller and the

Table 3-4. Control Register #1 Format

	DΙ	D2	D3	D4	D5	D6	Д7	Data Bit	The second name of the second na
ברגמ	SA18	SA19	SA20	SA21	SA22	SA23	AT/PC mode	Field	

IM

Note: When AT/PC MODE is equal to 1, 16-bit memory transfer is set.
When AT/PC MODE is equal to 0, 8-bit memory transfer is set.

port memory using 8-bit or 16-bit transfers. Bit D7 of control register #1 determines if the system accesses the dual-

1 (16-bit mode). If the dual-port memory is mapped above 1 megabyte, always set D7 to

on an even 128K boundary. Table 3-5 summarizes this information. mode) unless you have another 16-bit peripheral addressed in the same 128K block of system memory as the controller. The 128K block begins If the memory is mapped below 1 megabyte, you must set D7 to 0 (8-bit

i i

UL.

Table 3-5. Control Register #1 (Bit D7)

1 (16 bit)		Above 1 megabyte Below 1 megabyte
D7 Value	Other Peripherals in the Same 128K Block	System Memory Address

Table 3-5. Control Register #1 (Bit D7) (Continued)

لنز

1 (16 bit)	16 bit	Below 1 megabyte
D7 Value	Other Peripherals in the Same 128K Block	Address

FA0000h, using the I/O base 218h: The following example selects the above one megabyte base address

outp (218h,00h);	outp (219h,0Ch);	outp (218h,00h);	outp (219h,06h);	outp (218h,0FDh);	outp (219h,05h);
/* Zero out */	/* Access CR#3 */	/* Zero out */	/* Access CR#2 */	/* Set address, AT mode */	/*Access CR#1 */

outp (219h,00h);

/* Enable DPRAM */

addressed above one megabyte: Table 3-6 defines all the memory base locations for controllers

Table 3-6.	Memory Above One Megabyte
Address FC00000h	Value for Control Register #1**
FA0000h	0FDh
F80000h	0FCh
F60000h	0FBh
F40000h	0FAh
F20000h	0F9h
F00000h	0F8h
EE0000h	0F7h
EC0000h	0F6h
EA0000h	0F5h
E80000h	0F4h
E60000h	0F3h
E40000h	0F2h
E20000h	0F1h
E00000h	0F0h
DE0000h	0EFh
DC0000h	OEEh

Table 3-6. Memory Above One Megabyte (Continued)

Address	Value for Control Register #1**
DA0000h	0EDh
D80000h	0ECh
D60000h	OEBh
D40000h	0EAh
D20000h	0E9h
D00000h	0E8h

"These values assume that you are using 16-bit data transfers

3.7.3. Control Register #2

megabyte for the controller. This write-only register selects the system memory address below one

- to control register #2. If you want to address the controller above one megabyte, write 00h
- If you want to address the controller below one megabyte Write 00h to D6 through D0 of control register #1
- or 16-bit mode (see Table 3-5) Write either 0 or 1 to bit D7 on control register #1 to choose 8-
- #2, as determined by Table 3-8. Write the value to select the desired address to control register

to data bits D0 through D5 sets the address Table 3-7 illustrates the format of control register #2. Writing a value

Table 3-7. Control Register #2 Format

D0	DI	D2	D3	D4	D5	D6	D7	Data Bit
SA14	SA15	SA16	SA17	SA18	SA19	Not used	Not used	Field

This example selects the below one megabyte base address D000:0h, using the I/O base 218h, with a 64K window:

outp (219h,05h); /* Access CR#1, */

outp (219h,06h); outp (218h,00h); /* Zero out, PC mode */

Lill

/* Access CR#2 */

outp (219h,0Ch); outp (218h,34h); /* Access CR#3 */ /* Below I MB RAM address */

outp (218h,24h); /* Set 64K upper window */

outp (219h,00h); /* Enable DPRAM */

addressed under one megabyte. The addresses and offsets displayed in Subsection 3.7.4). Table 3-8 defines all the memory base locations for controllers the table are valid for both the PC and AT mode of operation (see

Link

UL.

Table 3-8. Below One Megabyte Addressing

Memory Address	Control Register #2	Control Register #1	Valid System Window Sizes (Control
and Offset	(D5 to D0)	(D6 to D0)	Register #3)
8000:0000	20h	400	16K, 32K, 64K
8000:4000	21h	400	16K
8000:8000	22h	400	16K, 32K
8000:C000	23h	400	16K
9000:0000	24h	00h	16K, 32K, 64K
9000:4000	25h	00h	16K
9000:8000	26h	00h	16K, 32K
9000:C000	27h	400	16K
A000;0000	28h	00h	16K, 32K, 64K
A000:4000	29h	00h	16K
A000:8000	2Ah	00h	16K, 32K
A000:C000	2Bh	00h	16K
B000:0000	2Ch	00h	16K, 32K, 64K
B000:4000	2Dh	400	16K
B000:8000	2Eh	00h	16K, 32K
B000:C000	2Fh	00h	16K
C000:0000	30h	00Ъ	16K, 32K, 64K
C000:4000	31h	00h	16K

Table 3-8. Below One Megabyte Addressing (Continued)

		0	Property (Communical)
Memory Address and Offset	Control Register #2 (D5 to D0)	Control Register #1 (D6 to D0)	Valid System Window Sizes (Control Register #3)
C000:8000	32h	400	16K, 32K
C000:C000	33h	00h	16K
D000:0000	34h	00h	16K, 32K, 64K
D000:4000	35h	00h	16K
D000:8000	36h	00h	16K, 32K
D000:C000	37h	00h	16K
E000:0000	38h	00h	16K, 32K, 64K
E000:4000	39h	00h	16K
E000:8000	3Ah	00h	16K, 32K
E000:C000	3Bh	400	16K

嵐

IN.

lä.

Note: When using under one megabyte addresses, choosing the AT or PC mode depends on whether other boards are addressed in the same 128K block of system memory space. All boards within a 128K block that begins on a 128K boundary must use the same mode of operation.

3.7.4. Control Register #3

This write-only register selects and controls the dual-port memory window size and offset. This "window" is the portion of the dual-port memory the system processor sees at any one time. Table 3-9 illustrates the format of control register #3.

Table 3-9. Control Register #3 Format

D0	D1	D2	D3	D4	D5	D6	Д7	Data Bit	
WA14	WA15	WA16	ENBLSA14	ENBLSA15	ENBLSA16	WA17	WA18	Field	,

Data bits D0, D1, D2, D6, and D7 control the window's offset from the beginning of the 512K block of dual-port memory. (Bits D6 and D7 are set to zero (0) when only 128K of DRAM is present. This is the default case, when no additional SIMMs are added.)

Table 3-10 illustrates the format of the control register #3 window offset (bits D0 through D2, D6, and D7).

Table 3-10. Control Register #3 Window Offset

	Da	Data Bits	its		16K	32K	64K	128K
D7	D6	D2	D1	Do	Window Offset	Window Offset	Window Offset	Sliding
0	0	0	0	0	+ 0	+0	+0	+ 0
0	0	0	0	ш	+ 16K	+ 0	+0	+ 0
0	0	0	-	0	+ 32K	+ 32K	+ 0	+ 0
0	0	0	H	1	+ 48K	+ 32K	+0	+ 0
0	0	ъ.	0	0	+ 64K	+ 64K	+ 64K	+0
0	0	ш	0	1	+ 80K	+ 64K	+ 64K	+ 0
0	0	5-4	,	0	+ 96K	+ 96K	+ 64K	+ 0
0	0	щ	н	نر	+ 112K	+ 96K	+ 64K	+ 0
0	۲	0	0	0	+ 128K	+ 128K	+ 128K	+ 128K
0	ш	0	0	ш	+ 144K	+ 128K	+ 128K	+ 128K
0	1	0	p	0	+ 160K	+ 160K	+ 128K	+ 128K
0	ш	0	۳	ы	+ 176K	+ 160K	+ 128K	+ 128K
0	μ	н	0	0	+ 192K	+ 192K	+ 192K	+ 128K
0	Н	1-	0	ш	+ 208K	+ 192K	+ 192K	+ 128K
0	ш	۳	-	0	+ 224K	+ 224K	+ 192K	+ 128K
0	н	-	۳	11	+ 240K	+ 224K	+ 192K	+ 128K
ъ-	0	0	0	0	+ 256K	+ 256K	+ 256K	+ 256K
1	0	0	0	н	+ 272K	+ 256K	+ 256K	+ 256K
1	0	0	-	0	+ 288K	+ 288K	+ 256K	+ 256K
1	0	0	Н	-	+ 304K	+ 288K	+ 256K	+ 256K
1	0	<u>, , , , , , , , , , , , , , , , , , , </u>	0	0	+ 320K	+ 320K	+ 320K	+ 256K
1	0	μ.	0	1	+ 336K	+ 320K	+ 320K	+ 256K
-	0	11	ъ,	0	+ 352K	+ 352K	+ 320K	+ 256K
-	0	1	ы	н	+ 368K	+ 352K	+ 320K	+ 256K
1	1	0	0	0	+ 384K	+ 384K	+ 384K	+ 384K

Table 3-10. Control Register #3 Window Offset (Continued)

(ii)

(II)

11

	Da	Data Bits	its		16K	32K	64K	128K
D7	D6	D6 D2 D1	D1	DO	Window	Window	Window	Sliding
ш	щ	0	0	н	+ 400K	+ 384K	+ 384K	+ 384K
Η	н	0	щ	0	+ 416K	+ 416K	+ 384K	+ 384K
ш	ш	0	н	1	+ 432K	+ 416K	+ 384K	+ 384K
н	1	-	0	0	+ 448K	+ 448K	+ 448K	+ 384K
H	Η	н	0	н	+ 464K	+ 448K	+ 448K	+ 384K
) 	1	ш) iii	0	+ 480K	+ 480K	+ 448K	+ 384K
-	بر	-	0	0	+ 496K	+ 480K	+ 448K	+ 384K

Note: Bits D3 through D5 define the size of the system processor's window.

control register #3 dual-port memory. Table 3-11 illustrates the window size format of Data bits D3 through D5 control the size of the system's window into

L.

Table 3-11. Control Register #3 Sliding Window Sizes

ű						ı
1	**	1-4	0	05	D	
4	1	0	0	D4	ata Bits	
1	0	0	0	D3	its	
16K	32K	64K	128K	Size	Window	

The following example selects the below one megabyte base address D000:0h, using the I/O base 218h, and sets a 64K sliding window with a 64K offset:

outp (218h,24h); outp (219h,0Ch); outp (218h,34h); outp (219h,06h); outp (218h,00h); outp (219h,05h);

> /* Zero out, PC mode */ /* Access CR#1, */

/* Access CR#2 */

/* Below 1 MB RAM address */

Ĭ.


/* Access CR#3 */

/* Set 64K upper window + offset */

outp (219h,00h);

/* Enable DPRAM */

memory as shown in Figure 3-1. controllers to be configured under one megabyte within 64K of system RAM the system may access at one time. A 16K window allows four Setting the sliding window size determines how much of the dual-port



The 512K of dual-port RAM in Figure 3-1 is with the optional SIMMS memory installed. Without SIMMS, only 128K of dual-port RAM is Figure 3-1. Four Controllers Addressed Under One Megabyte

3.7.5. Control Register #4

available.

same IRQ. (The open-collector output is a feature not used by Open-collector outputs allow more than one controller to share the This write-only register selects the IRQ used to interrupt the system Comtrol™ device drivers.)

The appropriate value for each IRQ appears in Table 3-12

Table 3-12. Control Register #4 Interrupt Values

Interrupt	Control Register #
IRQ3	08h
IRQ4	09h
IRQ5	0Ah
IRQ9	0Bh
IRQ10	0Ch

Table 3-12. Control Register #4 Interrupt Values (Continued)

Disabled	IRQ15	IRQ12	IRQ11	Interrupt	40
00h	OFh	0Eh	0Dh	Control Register #4	Section of the sectio

The following example selects the below one megabyte base address **D000:0h**, using the I/O base 218h, with a 64K window and a 64K offset, and selects IRQ11:

outp (219h,00h); outp (218h,0Dh); outp (219h,14h); outp (218h,24h); outp (219h,0Ch); outp (218h,34h); outp (219h,06h); outp (218h,00h); outp (219h,05h); /* Enable DPRAM */ /* Set IRQ11 */ /* Access CR#3 */ /* Access CR#2 */ /*Zero out, PC mode */ /* Access CR#4 */ /* Set 64K upper window + offset */ /* Below 1 MB RAM address */ /* Access CR#1, */

Section 4. Controller I/O Addresses

4.1. Overview

This section discusses the following issues:

- Controller internal I/O addresses
- Configuration control register
- Transmit clock source
- RS-232 and RS-422 synchronous support
- DTR source
- EPROM enable
- Configuration control register interrupts
- Int 24h control register read
- Int 25h control register write

4.2. Controller Internal I/O Addresses

Table 4-1 shows the internal I/O addresses for controller's devices.

Table 4-1. Internal I/O Addresses

Device	I/O Address
DMA Registers:	
DICM	9060h
DCH	9061h
DBC/DCC (Low-order byte)	9062h
DBC/DCC (High-order byte)	9063h
DBA/DCA (Low-order byte)	9064h
DBA/DCA (Middle-order byte)	9065h
DBA/DCA (High-order byte)	9066h
Reserved	9067h
DDC (Low-order byte)	9068h
DDC (High-order byte)	9069h
DMD	906Ah
DST	906Bh

M

W

LE.

Controller I/O Addresses

1

Device	I/O Address
Reserved	906Ch
Reserved	906Dh
Reserved	906Eh
DMK	906Fh
Interrupt control register	9071h
Timer 0 count register	9074h
Timer 1 count register	9075h
Timer 2 count register	9076h
Timer control word	9077h
SCC Port 1 (controller Port 2) command register	E1F0h
SCC Port I (controller Port 2) data register	E1F2h
SCC Port 0 (controller Port 1) command register	E1F4h
SCC Port 0 (controller Port 1) data register	E1F6h
SCC Port 3 (controller Port 4) command register	E3F0h
SCC Port 3 (controller Port 4) data register	E3F2h
SCC Port 2 (controller Port 3) command register	E3F4h
SCC Port 2 (controller Port 3) data register	E3F6h
SCC Port 5 (controller Port 6) command register	E5F0h
SCC Port 5 (controller Port 6) data register	E5F2h
SCC Port 4 (controller Port 5) command register	E5F4h
SCC Port 4 (controller Port 5) data register	E5F6h
SCC Port 7 (controller Port 8) command register	E7F0h
SCC Port 7 (controller Port 8) data register	E7F2h
SCC Port 6 (controller Port 7) command register	E7F4h
SCC Port 6 (controller Port 7) data register	E7F6h
SCC Port 9 (controller Port 10) command register	E9F0h
SCC Port 9 (controller Port 10) data register	E9F2h
SCC Port 8 (controller Port 9) command register	E9F4h
SCC Port 8 (controller Port 9) data register	E9F6h
SCC Port 11 (controller Port 12) command register	EBF0h
SCC Port 11 (controller Port 12) data register	EBF2h

Table 4-1. Internal I/O Addresses (Continued)

(4	Configuration Control register
Erron.	SCC Port 14 (controller Port 15) data register
EFF4h	SCC Port 14 (controller Port 15) command register
EFFZD	SCC Port 15 (controller Port 16) data register
EFF0h	SCC Port 15 (controller Port 16) command register
EE7Eh	Security GAL
EDF6h	SCC Port 12 (controller Port 13) data register
EDF40	SCC Port 12 (controller Port 13) command register
EDEAL	SCC Port 13 (controller Port 14) data register
EDFOR	SCC Port 13 (controller Port 14) command register
EBFon	SCC Port 10 (controller Port 11) data register
EBF4h	SCC Port 10 (controller Port 11) command register
I/O Address	Device

4.3. Configuration Control Register

This 16-bit register is accessible at the internal I/O address FE5Eh (see Subsection 4.3.4). It defines the configuration of the following programmable functions:

- RS-232 and RS-422 synchronous support
- DTR source
- EPROM enable

Table 4-2 defines the register bits.

4.3.1. RS-232 and RS-422 Synchronous Support

Setting the controller for RS-422 synchronous communication requires writing a value of 1 to Bit D11 of the configuration control register. (The default value of 0 sets the register for RS-232 synchronous mode, TxClk is always an input. In RS-422 mode, TxClk is always an output.

Controller I/O Addresses

4.3.2. DTR Source

When Ports 1 or 2 are used in the full-duplex DMA mode, DTR modem control is unavailable as an SCC output. Bits D1 and D5 provide two choices for the DTR source for Ports 1 and 2. Clearing these bits to 0 allows the SCC Write Register to control DTR. Setting bits D1 or D5 to 1 allows bits D2 and D6 to control DTR for Ports 1 and 2.

Note: The default source is the SCC DTR output.

4.3.3. EPROM Enable

The 64K memory segment beginning at F0000h is reserved for EPROM. With two megabytes of DRAM installed on the controller, the 64K of DRAM at this location is not accessible. Disabling EPROM allows this 64K of DRAM to be accessed. Clearing bit D8 to 0 enables the EPROM, this is the default state. Setting bit D8 to 1 disables the EPROM and enables the DRAM from F0000h to FFFFFh.

Table 4-2. Configuration Control Register Bits

Register		Value
Bits	0	1
D15	Reserved	
D14	Reserved	
D13	Reserved	
D12	Reserved	
D11	RS-232 synchronous	RS-422 synchronous
D10	Reserved	
D9	Reserved	
D8	EPROM enabled	EPROM disabled
D7	Reserved	Reserved
D6	Port 2 alternate DTR active	Port 2 alternate DTR inactive
D5	Port 2 DTR SCC source	Port 2 alternate DTR source
D4	Reserved	Reserved
D3	Reserved	Reserved
D2	Port 1 alternate DTR active	Port 1 alternate DTR inactive
DI .	Port 1 DTR SCC source	Port 1 DTR alternate DTR source
DO	Reserved	Reserved

Note: Always use int 24h and int 25h to communicate with this register. See Subsection 4.3.4 for guidelines for this register.

4.3.4. Configuration Control Register Interrupts

The firmware contains two interrupts to read and write the configuration control register. These interrupts are:

لتنا

Interrupt	Function
int 24h	Control register read
int 25h	Control register write

Always read the configuration control register first with Int 24h, set or clear the desired bits in the AX register, and then write the configuration control register with Int 25h. Do not modify any reserved bits.

4.3.4.1. Int 24h — Configuration Control Register Read

This interrupt reads the configuration control register. The value stored in the AX register is the value read from the configuration control register.

This example sets up Port 1 to use alternate DTR:

int 24h ; Read register or AX, 0002h ; Set bit one

5h ; Write value to register

4.3.4.2. Int 25h — Configuration Control Register Write

This interrupt writes the configuration control register. The value stored in the AX register is the value written to the configuration control register.

The following example disables EPROM:

int 24h ; Read register or AX, 0100h ; Disable EPROM int 25h; ; Write value to register

4

Section 5. Dual-Port Memory

5.1. Overview

As discussed in the previous section, writing to the control registers sets the dual-port memory addresses in the system's address space. The controller reserves a 16K, 32K, 64K, or 128K block of system memory space, which begins at the base address set by control registers #1 and #2.

System base addresses can range from 13MB to 16MB (D00000 to FE00D0h), and under 1MB (080000 to 0FC0000h). Refer to Tables 3-6 and 3-8 for the possible memory addresses found above and below one megabyte of memory.

5.2. Dual-Port Memory Map

Ĭ.

Of the 128K of dual-port memory in a base configuration of the controller, 125K is available for control programs. Expanding local RAM does not change the basic mapping of dual-port memory (see Table 5-1).

Table 5-1. Dual-Port Memory Map

	こうしょうしょうこと かけいのかかからい	Charles and Allegan Charles	
System Memory Address	Controller Memory Address	Description	Length (Bytes)
Base + C00h	00C00h	Unused	1F400h
Base + B80h	00B80h	Firmware user area	80h
Base + 400h	00400h	Firmware work space	780h
Base* + 0	00000Ъ	Interrupt vector table	400h

^{*} Base memory address using a 128K window.

LiL

The lower 400h bytes are reserved for the interrupt vector table. The firmware uses 400h to B80h for miscellaneous work space.

The 80h bytes from 00B80h to 00C00h are called the firmware user area. The firmware stores information about the controller in this area. The rest of the unused memory is available for control programs to use.




Figure 5-1. System View of the Controller's Dual-Port RAM Figure 5-2 illustrates the arrangement of RAM on the controller.




Figure 5-2. Controller's View of Its RAM

5.3. Firmware User Area Map

The firmware user area, located at the B80h controller memory address, is 80h bytes long. As the firmware executes, the user area fills with the information listed in Table 5-2.

Table 5-2. Firmware User Area Map

The following list describes the information found in Table 5-2:

Oh Offset

The interaction flag equals 55AAh when the controller is functioning properly.

2h Offset

The boot flag equals 0000h when the system powers up. It changes to FFFFh when the controller is reset by the software.

THE OTTSET

The two-byte old config map is not used, but space is allocated so the firmware user area is compatible with the firmware user area of other controllers.

6h Offse

The firmware release number is an ASCII string.

Eh Offset

Eight bytes are open for an ASCII string that identifies the control program release.

1Ah Offset

The local RAM map, normal mode is a word (16 bits) that has one bit set for every 64K block of memory found on the controller in the normal address mode (0h to FFFFFh range). This starts with the lowest memory block in the low-order bit.

1Ch Offset

The local RAM map, extended mode is a word (16 bits) that has one bit set for every 512K block of memory found on the controller in the extended address mode (100000h to 7FFFFFh range). This starts with the 512K block at the 100000h address in the low-order bit.

IEh Offset

The SCC port map is a double word (32 bits) that has one bit set for each SCC channel that passes the SCC internal diagnostic test (see Table 5-3). This starts with the lowest memory block in the low order bit. A value of FFFFh in this map indicates that 16 channels passed.

Table 5-3. SCC Port Map

2 0004 2		1 0002 1	0 0001 1	Bit Hex SCC Offset Chip
2	Δ	В	Α	Channel
	3	2	1	Port

Table 5-3. SCC Port Map

Bit	Hex Offset	SCC Chip	Channel	Port
4	0010	ప	Α	Č1
Öı	0020	3	В	6
6	0040	4	Α	7
7	0080	4	В	80
8	0100	ΰī	Α	9
9	0200	5	В	10
10	0400	6	Α	11
11	0800	6	В	12
12	1000	7	Α	13
13	2000	7	В	14
14	4000	8	Α	15
15	8000	00	В	16

22h Offset

The identification number for the Hostess i is 00081048h

26h Offset

The invalid interrupt field marks any spurious interrupts that come into the interrupt controller. The firmware recovers from spurious interrupts, so the control program does not have to handle

2Ah Offset

li.

The heartbeat counter is a simple counter. The default is 00000000. For example, the sample program's timer1_isr routine (on the Developer's Toolkit diskette) increments this counter to record interrupts generated by the local processor's timer.

2Eh Offset

Lin.

LÌL.

The firmware utility command executes upon interrupt. The utility commands are listed in Table 5-4. See Subsection 11.2 for details on using the firmware utilities.

	e I I I I I I I I I I I I I I I I I I I
Command	Action
400	A null command that is set for status and return.
	Executes a control program at a vector in the message buffer:
01h (default)	30h = segment 32h = offset
	When complete, it sets the command status to finished (status=01).
	A copy command that uses the following message buffer parameters:
ì	30h = source segment 32h = source offset
02h	34h = destination segment 36h = destination offset 38h = count (two bytes)
	When complete, it sets the command status to finished (status=01)
03h through FFh	Reserved, currently uses a null command.
-	

2Fh Offset

The firmware utility status holds the status of the firmware utility command. The values include:

- 00h default (command processing)
- 01h (command processing finished)
- 02h through FFh (reserved)
- 30h Offset

The firmware utility message buffer is a message buffer for commands. This buffer is initialized before the controller is interrupted. The controller can also return information in this buffer.

The remaining 40h bytes in the firmware user area are reserved for future use.

The following C data type, from the FIRMUSER.H file, defines the firmware data area:

typedef struct

FIRMUSER_T; char reserved1[0x40]; char msg[16]; char status; char cmd; unsigned long heartbeat; unsigned ii_cnt; char ii_type; char ii_flag; unsigned long scc_map; unsigned long board_id; unsigned long dram_map2; unsigned long dram_map1; char sw_release[8]; char fw_release[8]; unsigned boot_flag; unsigned cfg_map; unsigned i_flag; /* DRAM map */
/* DRAM map */ /* reserved for future use */ /* SCC map */ /* firmware utility message buffer */ /* firmware utility status */ /* firmware utility command */ /* invalid interrupt count */ /* invalid interrupt type */ /* invalid interrupt flag */ /* board ID */ /* control program release number */ /* firmware release number */ /* configuration map */ /* boot/activity flag */ /* processor interaction flag */ /* heartbeat counter */

Example 5-1. Defining the Firmware Data Area



















































Section 6. **Extended Addressing** Mode

Most of the information in this section originated in the V-Series µPD70236 (V53™) User's Manual from NEC (July 1989).

6.1. Overview

extended addressing mode. accessed by the V53 microprocessor in its normal addressing mode. The upper megabytes of RAM can be accessed only by using the The controller can have up to 8MB of local RAM. The lower megabyte is

Extended addressing involves expanding the 20-bit physical addresses generated by the processor's Effective Address Generator (EAG) to 24-bit addresses. This is done by relocating the addresses.

(PGR1 to PGR64) to this table. Expanding an address uses the processor's address conversion table (see Table 6-1). The V53 microprocessor allocates 64 page registers

Extended addressing mode can not be used for I/O, DMA, or refresh cycles.

6.2. Relocating Addresses

addresses are managed in 16K units because the 14 low-order address bits remain unchanged Memory space can be expanded up to 16MB (64 pages). Extended Relocating addresses involves executing certain instructions to switch the addressing mode. Relocation occurs in 16K bytes-per-page units.

Figure 6-1 displays what happens when memory is expanded






Figure 6-1. Expanding Memory

Extended Addressing Mode

Flowchart 6-1 shows the method used to expand the processor's addresses by relocation.





3. 10 bits are combined with the 14

physical address. This creates a 24-bit extended address.

Flowchart 6-1. Relocating Addresses

Note: When the extended address mode is not specified, the 20-bit physical address is output directly, and 0 (zero) is output to the 4 high-order bits (A20 to A23).

Although address expansion is transparent to executing code, the hardware does see the extended address mode.

If you use this mode of addressing, there is a performance penalty. Extended addressing requires one bus cycle to generate the extended address. This results in a 10 to 20 percent decrease in performance, as compared to a normal addressing mode.

6.2.1. Page Registers

Each of the 64 page registers are 16 bits wide. The page registers are placed at the FF00h to FF7Eh I/O addresses. The OUT instruction writes, and the IN instruction reads these 16-bit registers.

The effective bits of the page registers are the 10 low-order bits (D9 to D0). The ineffective bits are the 6 high-order bits (D15 to D10). These 6 bits are seen as 0 (zero) during a read operation, and are ignored during a write operation. These bits are unaffected by reset input.

Note: The page registers should not be accessed while in extended address mode.

Table 6-1 lists page registers and I/O addresses, along with corresponding bit values.

Table 6-1. Address Conversion Table

A18 A18 A17 A16 A16 A17 A24 Register Address 0 0 0 0 0 0 PGR1 FF00 0 0 0 0 1 PGR2 FF02 0 0 0 1 0 PGR3 FF04 0 0 0 1 1 PGR3 FF06 0 0 0 1 1 PGR4 FF06 0 0 1 1 0 PGR5 FF08 0 0 1 1 1 PGR8 FF06 0 0 1 1 1 PGR8 FF06 0 0 1 1 0 PGR8 FF06 0 0 1 1	FF30	PGR25	0	0	0	н	1	0
A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 0 PGR3 0 0 1 1 PGR2 0 0 1 1 PGR3 0 0 1 1 1 PGR3 0 0 1 1 1 PGR3 0 0 1 1 1 PGR3 0 1 1 0 PGR4 0 1 1 0 PGR7 0 1 1 0 PGR8 0 1 1 PGR8 PGR16 1 0 0 PGR13 PGR16 1	FF2E	PGR24	н	1	1	0	Н	0
A18 A17 A16 A15 A16 A17 A16 A17 A18 A17 A18 A14 Register 0 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 0 PGR2 0 0 1 0 PGR2 0 0 1 1 PGR2 0 0 1 1 PGR2 0 0 1 1 PGR3 0 0 1 1 PGR3 0 1 1 1 PGR4 0 1 1 1 PGR6 0 1 1 1 PGR8 0 1 1 1 PGR1 0 1 1 PGR1 PGR14 1 0 0 PGR14 <td>FF2C</td> <td>PGR23</td> <td>0</td> <td></td> <td>1</td> <td>0</td> <td>н</td> <td>0</td>	FF2C	PGR23	0		1	0	н	0
A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 0 PGR3 0 0 1 0 PGR2 0 0 1 1 PGR2 0 0 1 1 PGR3 0 0 1 1 PGR3 0 0 1 1 PGR3 0 1 1 0 PGR4 0 1 1 1 PGR6 0 1 1 0 PGR8 0 1 1 0 PGR1 0 1 1 1 PGR1 1 0 0 0 PGR13	FF2A	PGR22	1	0	1	0	1	0
A18 A17 A16 A15 A14 Page Register 0 0 0 0 0 PGR1 0 0 0 0 1 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 0 PGR3 0 0 1 0 PGR3 0 0 1 1 PGR3 0 0 1 1 1 PGR4 0 0 1 1 1 PGR4 0 0 1 1 1 PGR4 0 1 1 1 1 PGR6 0 1 1 1 1 PGR8 0 1 1 0 PGR8 0 1 1 1 PGR8 0 1 1 1 PGR1	FF28	PGR21	0	0	1	0	1	0
A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 0 1 PGR2 0 0 0 1 PGR3 0 0 0 1 PGR3 0 0 1 0 PGR3 0 0 1 1 PGR3 0 1 1 1 PGR4 0 1 1 1 PGR6 0 1 1 0 PGR8 0 1 1 0 PGR1 0 1 1 0 PGR13 0 1 1 PGR1	FF26	PGR20	1	۳	0	0	1	0
A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 0 1 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 0 PGR3 0 0 1 1 PGR4 0 0 1 1 PGR4 0 1 1 1 PGR8 0 1 1 0 PGR8 0 1 1 0 PGR1 0 1 1 0 PGR13 0 1 1 PGR14	FF24	PGR19	0	,1	0	0	ш	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 0 1 PGR2 0 0 0 1 0 PGR2 0 0 0 1 1 PGR3 0 0 1 1 0 PGR3 0 0 1 1 1 PGR4 0 1 1 1 1 PGR5 0 1 1 0 PGR1 0 1 1 0 PGR11 0 1 1 1 PGR15 0 1 1 PGR14 <td>FF22</td> <td>PGR18</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td>	FF22	PGR18	1	0	0	0	1	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 0 1 PGR1 0 0 0 1 0 PGR1 0 0 0 1 0 PGR2 0 0 0 1 1 PGR3 0 0 1 0 PGR3 0 0 1 1 1 PGR3 0 0 1 1 0 PGR3 0 0 1 1 0 PGR4 0 1 1 1 1 PGR5 0 1 1 0 PGR6 0 1 1 0 PGR10 0 1 1 0 PGR12 0 1 1 1 PGR14 <td>FF20</td> <td>PGR17</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td>	FF20	PGR17	0	0	0	0	1	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 0 1 PGR1 0 0 0 1 0 PGR1 0 0 0 1 0 PGR2 0 0 0 1 1 PGR2 0 0 0 1 1 PGR2 0 0 0 1 1 PGR3 0 0 1 0 PGR3 0 0 1 1 1 PGR4 0 1 1 1 PGR6 0 1 1 1 PGR8 0 1 0 1 PGR10 0 1 1 0 PGR13 0 1 1 0 PGR14 <t< td=""><td>FF1E</td><td>PGR16</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></t<>	FF1E	PGR16	1	1	1	1	0	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 0 1 1 PGR2 0 0 0 1 1 PGR2 0 0 0 1 1 PGR3 0 0 1 0 PGR3 0 0 1 1 PGR3 0 0 1 1 PGR3 0 0 1 1 PGR6 0 1 1 1 PGR6 0 1 0 0 PGR1 0 1 0 1 PGR10 0 1 1 PGR12 0 1 1 PGR13	FF1C	PGR15	0	1	1	1	0	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 0 PGR2 0 0 1 1 PGR3 0 0 1 0 PGR3 0 0 1 0 PGR3 0 0 1 1 PGR3 0 0 1 1 PGR4 0 0 1 1 PGR5 0 1 1 1 PGR6 0 1 1 0 PGR9 0 1 0 1 PGR1 0 1 0 PGR1 PGR1 0 1 0 PGR1 0 1	FFIA	PGR14	1	0	1	1	0	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 1 PGR3 0 0 1 0 PGR4 0 0 1 1 PGR4 0 0 1 1 PGR5 0 1 1 1 PGR6 0 1 1 1 PGR9 0 1 0 PGR10 0 1 0 PGR11 0 1 1 PGR12	FF18	PGR13	0	0	1	1	0	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 1 PGR3 0 0 1 0 PGR3 0 0 1 0 PGR4 0 0 1 0 PGR5 0 0 1 1 PGR6 0 0 1 1 PGR7 0 0 1 1 PGR9 0 1 0 0 PGR9 0 1 0 PGR10 PGR11	FF16	PGR12	1	1	0	1	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR3 0 0 1 1 PGR3 0 0 1 0 PGR4 0 0 1 0 PGR4 0 0 1 0 PGR5 0 0 1 1 PGR6 0 0 1 1 PGR8 0 0 1 1 PGR8 0 1 1 1 PGR9 0 1 1 PGR9 PGR9	FF14	PGR11	0	۲	0	1	0	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR2 0 0 1 1 PGR3 0 0 1 0 PGR4 0 0 1 0 PGR5 0 0 1 1 PGR6 0 0 1 1 PGR8 0 0 1 1 PGR9	FF12	PGR10	-	0	<u></u>	1	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 0 PGR3 0 0 1 0 PGR4 0 0 1 0 PGR5 0 0 1 1 PGR6 0 0 1 1 PGR8 0 0 1 1 PGR8	FF10	PGR9	0	0	0	1	0	0
Bit Page Register A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 0 PGR3 0 0 1 1 PGR4 0 0 1 0 PGR5 0 0 1 0 PGR6 0 0 1 0 PGR7	FFOE	PGR8	ш	1	-	0	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 0 PGR3 0 0 1 1 PGR4 0 0 1 0 PGR5 0 0 1 PGR6	FF0C	PGR7	0	۳	-	0	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 1 0 PGR3 0 0 1 1 PGR4 0 0 1 0 PGR5	FF0A	PGR6	₩.	0	1	0	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 0 1 PGR3 0 0 0 1 PGR4	FF08	PGR5	0	0	1	0	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2 0 0 1 0 PGR3	FF06	PGR4)	1	0	0	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1 0 0 0 1 PGR2	FF04	PGR3	0	1	0	0	0	0
Bit Page A18 A17 A16 A15 A14 Register 0 0 0 0 PGR1	FF02	PGR2	1	0	0	0	0	0
A18 A17 A16 A15 A14 Register	FF00	PGR1	0	0	0	0	0	0
Page	Address	Register	A14	A15	A16	A17	A18	A19
	1/0	Page		7	t	Bi		

(Continued)

Extended Addressing Mode

W

Table 6-1. Address Conversion Table (Continued)

A16 0 0 0 1		A19 A18 /	0 1	0 1	0 1	0		1	11 11	1 1 1	0 1 1	0 0 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 0 0 1 1 1	0 0 0 0 0 1 1 1	0 0 0 0 0 0 1 1 1											
1 0 0 A15	Bit	A17 A16	1 0	1 0	1 0	1 1	1 1	1 1		1 1	22																	
		A15	0	-	1	0	0	н	ш	0	>	0	н	ннс	0 1 1 0	0 0 1 1 0	1 0 0 1 1 0	1 1 0 0 1 1	0 1 1 0 0 1 1 0	0 0 1 1 0 0 1 1	1 0 0 1 1 0	1 1 0 0 1 1 0	0 1 1 0 0 1 1 0	0 0 1 1 0 0 1 1	1 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0			
	Page	Register	PGR26	PGR27	PGR28	PGR29	PGR30	PGR31	PGR32	PGR33	PGR34		PGR35	PGR35 PGR36	PGR35 PGR36 PGR37	PGR35 PGR36 PGR37 PGR38	PGR35 PGR36 PGR37 PGR38 PGR38	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41 PGR42	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41 PGR42 PGR43	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41 PGR42 PGR43	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41 PGR42 PGR42 PGR43 PGR44	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41 PGR42 PGR42 PGR43 PGR44 PGR44	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41 PGR42 PGR42 PGR42 PGR43 PGR44 PGR44 PGR46 PGR46	PGR35 PGR37 PGR37 PGR38 PGR40 PGR41 PGR42 PGR42 PGR43 PGR44 PGR44 PGR45 PGR46 PGR47	PGR35 PGR36 PGR37 PGR38 PGR39 PGR40 PGR41 PGR42 PGR42 PGR43 PGR44 PGR44 PGR45 PGR46 PGR46 PGR47 PGR48	PGR35 PGR37 PGR37 PGR38 PGR40 PGR41 PGR42 PGR42 PGR43 PGR44 PGR45 PGR45 PGR46 PGR46 PGR48 PGR48 PGR49
Page Register PGR26 PGR27 PGR28 PGR29 PGR30 PGR31 PGR32 PGR33	I/O	Address	FF32	FF34	FF36	FF38	FF3A	FF3C	FF3E	FF40	FF42		FF44	FF44 FF46	FF44 FF46	FF44 FF46 FF48 FF4A	FF44 FF46 FF48 FF4A	FF44 FF46 FF48 FF4A FF4C	FF44 FF46 FF48 FF4A FF4C FF4E	FF44 FF46 FF48 FF4A FF4C FF4E FF50	FF44 FF46 FF48 FF4A FF4C FF4E FF50 FF52	FF44 FF46 FF48 FF4A FF4C FF4E FF50 FF59 FF59	FF44 FF46 FF48 FF4A FF4C FF4C FF50 FF56 FF56 FF58	FF44 FF46 FF48 FF4A FF4C FF50 FF50 FF52 FF54 FF58	FF44 FF46 FF48 FF4A FF4C FF50 FF50 FF54 FF56 FF58 FF56	FF44 FF46 FF48 FF4A FF4C FF50 FF50 FF54 FF56 FF56 FF56 FF56	FF44 FF46 FF48 FF4A FF4C FF50 FF50 FF54 FF56 FF58 FF56 FF56	FF44 FF46 FF48 FF4A FF4C FF50 FF52 FF54 FF56 FF56 FF56 FF56

(Continued)

Table 6-1. Address Conversion Table (Continued)

		Bit	Ħ			Page	1/0
A19	A18	A17	A16	A15	A14	Register	Address
Н	н	0	0	ш	-	PGR52	FF66
ш	_	0	щ	0	0	PGR53	FF68
н	1	0	н	0	-	PGR54	FF6A
н	1	0	1	-	0	PGR55	FF6C
	Н	0	1	-	щ	PGR56	FF6E
ш	1	ш	0	0	0	PGR57	FF70
ш	н	_	0	0	ш	PGR58	FF72
ш	1	ш	0	н	0	PGR59	FF74
н	,	ш	0	1	1	PGR60	FF76
н	н	ш	н	0	0	PGR61	FF78
н	ш	ы	-	0	н	PGR62	FF7A
1	ы	ш	-	بنو	0	PGR63	FF7C
н	1	н	-	H	н	PGR64	FF7E

6.3. Initializing the Extended Addressing Mode

The $\overline{\text{RESET}}$ signal sets the extended address mode flag to 0 (normal address mode). The address conversion table is set to the following:

- Power-on (undefined)
- Normal reset (hold its state before reset)

A power-on (hard-boot), or a software reset from an I/O_base+3 write, generates the RESET signal.

u

Extended Addressing Mode

u

located at FF80h, bit 0 (extended address mode flag). status by reading the extended address mode register. This register is Before setting or clearing the extended address mode, determine its

Note: The extended address mode flag can only be read by an IN byte type instruction.

The flag status includes:

- 0 (normal addressing mode)
- 1 (extended addressing mode)

The extended address mode is set and cleared by the following instructions: The RESET signal clears the flag to 0 (the normal address mode).

- BRKXAn (sets the extended address mode) Reads vector n and branches to ISR (flag is set to 1)
- Reads vector n and branches to ISR (flag is cleared to 0) RETXAn (clears the extended address mode)

Note: The BRKXA and RETXA instructions execute from the branch destination fetch cycle.

The firmware defines interrupt vector 26h to use with both the BRKXA and RETXA instructions. This ISR consists of one IRET instruction that causes the V53 processor to execute the instruction that follows BRKXA or RETXA

for the V53 microprocessor. Example 6-1 shows how to set and clear the extended addressing mode

> brkxa This macro implements the V53 BRKXA instruction, which puts the processor in extended addressing mode MACRO

0e00fh

; opcode for BRKXA instruction ; interrupt vector type that BRKXA uses for

; is in the firmware ; return. Interrupt service routine

ENDM

in normal addressing mode This macro implements the V53 RETXA instruction, which puts the processor;

MACRO

retxa ; opcode for RETXA instruction

0f00fh 26h interrupt vector that RETXA uses for

; is in the firmware

return. Interrupt service routine

No.

-

;range 20000h - 2ffffh to addresses in the range 200000h - 20ffffh Page registers PGR9 through PGR12 are used to translate addresses in the This code fragment shows how to enter and exit extended addressing mode.

upa 40LJJ0 ; page register 9 address

NORM_ADDR equ EXT_ADDR equ 0080h 2000h ; segment to reach PGR9-12 when in extended mode ; page reg contents for absolute address 200000h

THOU mov dx,PGR9

mov ax,EXT_ADDR ; start with PGR9 ; bits 23-14 of extended address

ext_10:

door ut add nc dx,2 xa,ax ext_10 XE ; extended address ; out to page register next page register

Aour mov es,ax ax,NORM_ADDR ; set ES segment to use PGR9-12

MOL push HX. ax,offset ext_20

push push

cs

brkxa ; enable extended mode

; offset of address to return to ; segment of address to return to

set up stack for simulated int return

ext_20:

pushi ;Sets V53 back to normal mode when finished with extended mode ;Code to access extended mode memory using segment in ES goes here set up stack for simulated int return

push MOU push BX G ax,offset ext 90 ; segment of address to return to ; offset of address to return to

UL.

UL

; disable extended mode

ext 90:

Example 6-1. Extended Addressing Mode

Extended Addressing Mode

Direct Memory Access

Most of the information in this section originated in the V-Series $\mu PD70236 \ (V53^{\,\text{rM}}) \ User's Manual from NEC (July 1989).$

7.1. DMA Channels

that transmit and receive data on Ports 1 and 2. Each channel either transmits or receives data on one port only. This allows for full-duplex DMA on Ports 1 and 2. The V53 microprocessor has four direct memory access (DMA) channels

Table 7-1 lists the DMA channel port functions.

DMA Channel	Function
0	Transmit Port 1
1	Receive Port 1
2	Transmit Port 2
ω	Receive Port 2

I Mbyte. It cannot access extended addressed memory (see Section 6). The DMA controller can access all RAM installed on the controller below

Note: The information in this section is based on the µPD71071 mode

prevents the referenced condition from occurring. when using DMA with an NMOS SCC. Hardware on the controller 8530 SCC. However, disregard any reference to a potential problem Controller (SCC) handles DMA requests, refer to documentation for the For information that describes how the Serial Communication

Note: cannot be used to provide the DTR modem control signal for the When the DTR/REQ pin is used for DMA operation, the SCC pin selected port.

7.2. DMA Addressing

Once a particular channel's register is preset by the channel register (DCH), then the DMAU channel registers can be accessed The V53 microprocessor's DMA control unit (DMAU) has 24 registers.



Direct Memory Access



U

The following is a list of the DMAU registers.

- Channel register (DCH)
- Device control register (DDC)
- Status register (DST)
- Mask register (DMK)
- Base address register * (DBA)
- Current address register * (DCA)
- Base count register * (DBC)
- Current count register * (DCC)
- Mode control register * (DMD)

Note: * One for each of the four DMA channels.

To access the DMAU registers, set the following:

System control register's (SCTL's) DMAM bit Set to 0 for µPD71071 mode

On-chip peripheral selection register's (OPSEL's) DS bit

- High-order address (A15 to A8) Set to 1 to enable DMAU operation
- Low-order address (A7 to A4)
- Address signal bits (A3 to A0)

The high and low-order addresses should be set to a 906xh value, see Table 7-2.

Table 7-2 lists the addresses that access the DMAU registers.

Table 7-2. DMAU Register Addresses (µPD71071 Mode)

								10	010000	(90h)						High-Ord Addres (A15 to A	ier s .8)
									0110 (6	Sh)			W	W. 55.		Low-Ord Addres (A7 to A	er s 4)
-	н	,11	1	н	1	щ	₩	0	0	0	0	0	0	0	0	As	
1	ш	1	1	0	0	0	0	1	بر	н	н	0	0	0	0	A2	
1	1	0	0	1	1	0	0	н	11	0	0	1	ш	0	0	À	Bits
1	0	1	0	1	0	1	0	1	0	-	0	-	0	1	0	AO	
DMK	Reserved	Reserved	Reserved	DST	DMD	DDC (High- order byte)	DDC (Low- order byte)	Reserved	DBA/DCA (Upper- order byte)	DBA/DCA (High-order byte)	DBA/DCA (Low-order byte)	DBC/DCC (High-order byte)	DBC/DCC (Low-order byte)	DCH	DICM	Register	
Read/Write				Read	Read/Write	Read/Write	Read/Write		Read/Write	Read/Write	Read/Write	Read/Write	Read/Write	Read/Write	Write	Operation	

Note: The IOGA (Internal IIO Address) value in the SCTL register does not affect registers set for μPD71071 mode.

LIL

(A)

As shown in the previous table, A3 to A0 selects the mode commands that read or write DMAU registers. These commands are issued by I/O instructions for the addresses set at the system I/O area.

mode commands. Table 7-3 displays the addresses (A3 to A0) that access the μPD71071

Table 7-3

Address	Command	Operation
0h	Initialize (DICM)	* Write
7	Channel register (DCH)	* Read
111	Channel register (DCH)	* Write
2h	Count register (DBC/DCC) Low-order byte	Read/Write
3h	Count register (DBC/DCC) High-order byte	Read/Write
4h	Address register (DBA/DCA) Low-order byte	Read/Write
5h	Address register (DBA/DCA) High-order byte	Read/Write
6h	Address register (DBA/DCA) Upper-order byte	* Read/Write
7h	Reserved	
8h	Device control register (DDC) Low-order byte	Read/Write
9h	Device control register (DDC) High-order byte	Read/Write
0Ah	Mode control register (DMD)	* Read/Write
0Bh	Status register (DST)	* Read
OCh-OEh	Reserved	
0Fh	Mask register (DMK)	* Road/Write

Carried out by the byte IN/OUT instructions

Note:Only the address and operation combinations listed in this table are permitted; all others are prohibited

The following subsections describe the DMAU registers (µPD71071 mode commands).

7.2.1. DICM (Initialize Command Register)

The hardware and software initializes the DMAU with the DMA initialize command register's (DICM's) RESET signal

either cleared or initialized with the following values: Using the byte OUT instruction for address 0h, the 0 bit (RES bit) is

- 0 cleared (no operation)
- 1 initialized (set)




Figure 7-1. DICM Register

Table 7-4 displays the changes that occur to the DMAU registers when At the end of initialization, the RES bit is automatically cleared

they are initialized.

Table 7-4. DMAU Register Initialization Changes Status register Mask register Device control register Mode control register Channel register Count register Address register Register Name No change masked All bits set (all channels All bits clear All bits clear All bits clear (CH0 selection) No change Changes --00001

Link

M

7.2.2. DCH (Channel Register)

The DMA channel register (DCH) responds to both read and write operations. Set this register for a particular channel before setting the address, count, and mode control registers for that channel. The format for the DCH register differs for read and write operations.

7.2.2.1. DCH Read

The DCH read command is performed by a byte IN instruction at the 1h address, using 5 of the 8 bits.

Figure 7-2 shows the four SEL bits (SEL0 to SEL3) that display the current channel.




Figure 7-2. DCH Register (Read)

A BASE bit (bit 4) shows the *current* read/write access conditions for both the count and address registers (register access mode).

When the BASE bit is equal to 1 (set), the base registers (DBC and DBA) have both read and write access. When this bit is equal to 0 (cleared), the current registers (DCC and DCA) have read access, and the base and current registers (DBC/DCC and DBA/DCA) have write access.

7.2.2.2. DCH Write

The DCH write command is performed by a byte OUT instruction at the 1h address, using 3 of the 8 bits.

Figure 7-3 shows the two SELCH bits (bits 0 and 1) that select one of the four DMA channels for CPU programming.




Figure 7-3. DCH Register (Write)

The BASE bit (bit 2) specifies the read/write access conditions for both the count and address registers (register access mode).

THE

The state of

1

When the BASE bit is equal to 1 (set), the base registers (DBC and DBA) have both read and write access. When this bit is equal to 0 (cleared), the current registers (DCC and DCA) have read access, and the base and current registers (DBC/DCC and DBA/DCA) have write access.

7.2.3. DBC/DCC (Base/Current Count Register)

The DBC/DCC count register consists of the following 16-bit registers for each of the four DMA channels:

- DBC (DMA base count register)
- DCC (DMA current count register)

The DBC and the DCC both have the following addresses:

- 2h (low-order byte)
- 3h (high-order byte)

The DCH (DMA channel register) selects the read/write access conditions for the DBC and DCC.

The DBC holds a count value until a new count is set. This value transfers to the DCC during autoinitialization when a terminal count or END condition occurs.

Figure 7-4 shows the DBC/DCC format.

UL

LL




Figure 7-4. DBC/DCC Read/Write Command Register

te: The word IN/OUT instruction reads or writes this register.

7.2.4. DBA/DCA (Base/Current Address Register)

The DBA/DCA address register consists of the following 24-bit registers for each of the four DMA channels:

- DBA (DMA base address register)
- DCA (DMA current address register)

The DBA and the DCA both have the following addresses:

- 4h (low-order byte)
- 5h (middle-order byte)
- 6h (high-order byte)

The DCH (DMA channel register) selects the read/write access conditions for the DBA and DCA.

The DBA holds an address value until a new address is set. This value transfers to the DCA register during autoinitialization.

During each DMA transfer, the DCA is updated by the following values:

- 2 (during word transfers)
- 1 (during byte transfers)

Figure 7-5 shows the DBA/DCA format.

Lil




Figure 7-5. DBA/DCA Read/Write Command Format

Note: Either the word or byte IN / OUT instructions read and write the low-order and high-order bytes (addresses 4h and 5h) of this register.

Only the byte IN/OUT instruction reads and writes the upper-order byte (address 6h) of this register.

The DBA/DCA address register defines the physical memory address. This register does not use the extended addressing mode that is described in a previous section.

7.2.5. DDC (Device Control Register)

The DMA device control register (DDC) programs the DMA operations for all channels. It is a 16-bit register located at 8h and 9h, and it is accessed by word IN/OUT instructions.

Figure 7-6 shows the bits used at 8h and 9h




Figure 7-6. DDC Register

0 = Disable Wait at Verify 1 = Enable Wait at Verify

0 = Bus Release Mode

The following list describes the bits located at 8h:

DDMA (bit 2)

This bit enables or disables the DMAU. Setting the DDMA bit temporarily stops DMA operation. When DDMA is set to:

- the DMA is enabled, and operation resumes in the same state before it was disabled.
- I, the DMA is disabled.
- ROT (bit 4)

L

LIL.

This bit selects the channel priority. When ROT is set to:

- a fixed priority is set. With a fixed priority, Channel 0 always has the highest priority, and channel 3 always has the lowest priority.
- I, a rotating priority is set. With a rotating priority, the channel last served becomes the lowest priority. This insures service to the low-priority channels, as well as to the high-priority channels.

EXW (bit 5)

This bit sets the write timing, and is always set to 0 (normal timing).

The following list describes the bits located at 9h:

BHLD (bit 0)

The BHLD bit sets the DMA transfer bus mode, and is always set to 0 (bus release mode).

In the bus release mode, the right to use the bus returns to the CPU at the end of each service. When multiple DMA requests occur simultaneously, another bus cycle can intervene between these requests; the response to DMA requests is slow.

WEV (bit 1)

The WEV bit enables and disables wait state insertion by the external READY signal and programmable wait-at-verify transfer. This bit is set to 1 (enable wait at verify).

7.2.6. DMD (Mode Control Register)

The DMA mode control register (DMD) sets the operation mode for each channel. It is located at 0Ah and is accessed by byte IN/OUT instructions.

The DMD register uses the following 7 bits of this 8 bit register:




Figure 7-7. DMD Register

TMODE (bits 6 and 7)

M

These bits select the transfer direction for each channel, activating an appropriate control signal. This occurs during memory-to-I/O transfer.

These bits should always be set to single mode (01), where a channel transfers a single byte or word and then the DMAU enters an idle state.

ADIR (bit 5)

一里

This bit specifies the direction of the current address register update. When ADIR is set to:

- the address increments by 1.
- 1, the address decrements by 1.

Ţ

AUTI (bit 4)

This bit disables (0) or enables (1) the autoinitialization function. The autoinitialization function automatically initializes the address and count registers when a terminal count (TC) or END is generated.

In this situation, the following occurs:

- The contents of the base address register transfer to the current address register.
- The contents of the base count register transfer to the current count register.
- The applicable bit of the mask register clears.
- TDIR (bits 2 and 3)

These bits specify the direction of the memory and I/O transfer. When TDIR is set to:

- 00, a verify occurs (a transfer does not take place-do not use)
- 01, a write occurs from I/O to memory (use for Channels 1 and 3).
- 10, a read occurs from memory to I/O (use for Channels 0 and 2).
- 11, a transfer is not allowed (do not use).

This bit specifies a byte or word transfer. When W/B is set to

W/B (bit 0)

UiL

Lii

0, a byte is transferred.
 1, a word is transferred (do not use).

UL

Lil.

During byte transfers, address registers are updated by +/-1 and count registers are updated by -1.

7.2.7. DST (Status Register)

The DMA status register (DST) holds the status information for each channel. The byte IN instruction reads this 8 bit register, located at OBh (see Figure 7-8).




Figure 7-8. DST Register

DST contains the following bits:

- TC0-TC3 (bits 0-3)
- These bits determine if termination has occurred. If TCn is set to:
- 0, the service has not ended (for each read).
- RQ0-RQ3 (bits 4-7) I, service has ended with a terminal count (TC) or an END
- 5 These bits determine if a DMA service request exists. If RQn is set
- 0, an active DMA service request does not exist
- I, an active DMA service request exists.

7.2.8. DMK (Mask Register)

The DMA mask register (DMK) disables or enables masking for DMA channels. The byte IN/OUT instruction accesses this 8 bit register, located at 0Fh (see Figure 7-9).





Figure 7-9. DMK Register

When DMK (M0-M3) is set to:

W

- 0, the channel is not masked.
- 1, the channel is masked.

The mask bit is not set for a channel that was autoinitialized



Section 8. Interrupts

8.1. Interrupting the System Processor

register #4 sets the IRQ that the controller uses to interrupt the system processor. The controller uses IRQs 3-5, 9-12, or 15. A system write to control

clear the interrupt by writing 0000h to EF60h. (The delay is executed The control program interrupts the system processor on the IRQ line by writing 0008h to the EF60h I/O address. After a two-microsecond delay, with three consecutive jmp short \$+2 statements.)

Example 8-1 sets and clears an interrupt to the system processor.

mov	i i i i i	mov out
ax,0000h dx,ax	short \$+2 short \$+2 short \$+2	dx,ef60h ax,0008h dx,ax
; ax = value to clear interrupt high ; clear the interrupt	; delay ; delay ; delay	; dx = interrupt address ; ax = value to set interrupt low ; set the interrupt

Example 8-1. Setting and Clearing a System Processor Interrupt

code that identifies the controller generating the interrupt. Interrupt Service Routine (ISR) on the system computer must include Multiple controllers can share the same IRQ line. To share an IRQ, the

8.2. Interrupting the Controller

interrupt the controller on the V53 microprocessor's interrupt line 3: Writing to the I/O base+2 address causes the system processor to

outp(0x218+2,0); /* write anything to io_base+2 */

This generates an interrupt vector type 33h.



Interrupts

8-1



mov dx,09070h; dx = interrupt control register mov al,20h; al = 20h to clear the interrupt out dx,al; clear the interrupt iret; return from interrupt

Example 8-2. Clearing a Controller Interrupt

Note: The firmware uses this interrupt to invoke the firmware utility commands. The control program must change the 33h interrupt vector table entry to the system ISR vector before using this interrupt.

8.3. Internal Interrupt Service Routine

The control program must have interrupt service routines (ISRs) for all interrupts it uses. The interrupt vector table stores the address of the ISR, so when the interrupt comes in, execution immediately jumps to the correct ISR.

The ISR processes and clears the interrupt, and executes the iret instruction to return from the interrupt. The processing of the interrupt is specific to the control program. To clear the interrupt, write 20h to the interrupt control register at address 9070h.

Do not disable or enable other interrupts with the cli and sti instructions while in an ISR, as it would let another interrupt come in before the current interrupt clears.

Example 8-3 shows a sample timer ISR.

timer_isr proc push ax ; save registers push dx

mov dx,09070h; dx = interrupt control register
mov al,20h; al = value to clear interrupt

pop dx ; restore registers

out

dx,al

clear the interrupt

pop ax return from the interrupt routine timer_isr endp

Example 8-3. Timer ISR

8.4. Interrupt Vectors

Each interrupt has a vector type number. The address of the ISR requires four bytes and is placed in the interrupt vector table at vector_type * 4. The two-byte offset address is the first to be stored in the interrupt vector table, followed by the two-byte segment address. Example 8-4 stores the system ISR address in the interrupt vector table.

R on H

mov mov HOW mov MOLI mov xor es:[bx+2],ax ax,cs es:[bx],ax ax,offset system_isr bx,33h*4 es,ax ах,ах ; store in vector table ; segment of isr routine ; zero ax store in vector table offset of isr get vector table location segment of vector table = 0

Example 8-4. Storing the System ISR Address

Table 8-1 lists the interrupts the controller can use, along with the interrupt vector types.

Table 8-1. Interrupt Vectors

TURBO DEBUGGER REMOTE	ENTER/EXIT_EXTENDED_MODE	CONFIGURATION_ CONTROL_REGISTER_WRITE	CONFIGURATION_ CONTROL_REGISTER_READ	CONFIG_QUERY	DEBUG_PORT	RAM_QUERY	DEBUGGER	IMN	Interrupt
27h	26h	25h	24h	23h	22h	21h	20h	2h	Vector Type Number
9СЪ	486	94h	90h	8Ch	88h	84h	80h	8h	Vector Table Location
No	Yes	No	No	No	No	No	No	No	Control Program Modifiable
WS	W/S	S/W	WS	S/W	S/W	S/W	S/W	WH	Hardware/ Software Generated

^{*}Operates in cascade mode, so it does not use this vector table entry.

Interrupts

^{**} Generated by the system to the controller.

SCC_base	IRQ7 (Catches invalid interrupts)	TIMER 2	TIMER 1	TIMER 0	SYSTEM** (I/O + 2 write)	8530 bank 2	8530 bank 1	DMA terminal count	Interrupt
80h	37h	36h	35h	34h	33h	32h	31h	30h	Vector Type Number
200h	DCh	D8h	D4h	DOh	CCh		*	C0h	Vector Table Location
Yes	No	Yes	Yes	Yes	Yes	No	No	Yes	Control Program Modifiable
W/H	WH	W/H	WH	W/H	W/H	W/H	H/W	W/H	Hardware/ Software Generated

^{*}Operates in cascade mode, so it does not use this vector table entry.
** Generated by the system to the controller.

The firmware sets up eighteen interrupt vectors, eleven of which should not be changed and seven that can be modified by the control program.

The following list describes each of the interrupts listed in Table 8-1:

NMI interrupt (Non-Maskable Interrupt, type 2h)

This external interrupt occurs only on a controller that is set up for development, which has reset and debug switches. The debug switch triggers an NMI, which invokes the debugger.

- DEBUGGER interrupt (type 20h)
- This software interrupt invokes the firmware debugger
- RAM_QUERY interrupt (type 21h)

This software interrupt returns the first segment that is open for control program use in the AX register. It can be used to determine where to load the control program.

DEBUG_PORT interrupt (type 22h)

This software interrupt changes the firmware's debugging port (the first serial port) to the one specified in the AL register.

CONFIG_QUERY interrupt (type 23h)

(A)

This software interrupt returns information in the firmware data area about the number of ports and amount of dual-ported RAM on the controller. It is dependent on the AL register's on entry value:

- If the AL register = 0 on entry, the old config map is returned in the AX register.
- If the AL register = 1 on entry, the dual-ported RAM map is returned. The low word is in the AX register, and the high word is in the BX register.
- If the AL register = 2 on entry, the SCC port map is returned.
 The low word is in the AX register, and the high word is in the BX register.
- CONFIGURATION_CONTROL_REGISTER_READ interrupt (type 24h)
 This software interrupt reads the configuration control register value and stores it in the AX register.
- CONFIGURATION_CONTROL_REGISTER_WRITE interrupt (type 25h)

This software interrupt writes the value specified in the AX register to the configuration control register.

ENTER/EXIT_EXTENDED_MODE interrupt (type 26h)

This interrupt is used to set the V53 into or out of extended

addressing mode,
 TURBO_DEBUGGER_REMOTE interrupt (type 27h)

This interrupt is used to invoke the remote Borland Turbo Debugger kernel on the controller.

DMA terminal count interrupt (type 30h)

This interrupt is used by the DMA controller to indicate that the DMA transfer is complete.

8530 interrupt (type 31h and type 32h

These interrupts are cascaded from the SCC interrupt. They should not be used or modified. They do not use the controller's vector table entries. For more information on SCC interrupt types, see Subsection 8.6.

SYSTEM interrupt (type 33h)

This interrupt is generated when the system processor writes to the I/0 base+2 address to interrupt the controller. This vector should be replaced with the control program's vector to process system interrupts.

TIMER 0 interrupt (type 34h)

This interrupt is generated by timer 0. This vector should be replaced with the control program's vector if the control program uses timer 0.

Interrupts

TIMER 1 interrupt (type 35h)

replaced with the control program's vector if the control program This interrupt is generated by timer 1. This vector should be

TIMER 2 interrupt (type 36h)

uses timer 2. replaced with the control program's vector if the control program This interrupt is generated by timer 2. This vector should be

IRQ7 interrupt (type 37h)

This interrupt collects all invalid interrupts

SCC_base interrupt

numbers) in the interrupt vector table, beginning with type 80h the firmware does not initialize them. The control program must initialize the SCC interrupts, because These interrupts are placed every eight bytes (for every two type

8.5. Interrupt Mask Register (IMR)

register to individually mask a hardware interrupt request: The V53 has an interrupt mask register (IMR), located at 9071h, that is functionally equivalent to the Intel 8259 mask register. Use this

- 0 resets the interrupt channel.
- other channels. If you mask an interrupt channel, it does not affect the operation of 1 sets the mask for an interrupt channel (INTO through INT7).

Table 8-2 lists hardware interrupts and the corresponding IMR bits.

Table 8-2. Hardwa

Hardware Interrupt IMR Bit	IMR Bit
DMA terminal count	OLNI
8530 bank 1	ITI
8530 bank 2	INT2
SYSTEM (I/O + 2 write)	INT3
TIMER 0	INT4
TIMER 1	INT5
TIMER 2	INT6
IRQ7 (Catches invalid interrupts)	INT7

8.6. SCC Interrupt Vector Types

區

E

U

Each Serial Communications Controller (SCC) port generates the following four types of interrupts, which are daisy-chained:

- Transmit buffer empty
- Receive character available
- Receive special condition
- External/status change

STATUS_LOW=0. When the processor requests an interrupt vector, the This vector is modified to contain status information in Bits 1, 2, and 3 SCC places the interrupt vector specified in Write Register 2 on the bus that shows the type of interrupt generated In write register 9 of the SCC, set VIS=1, NV=0, and STATUS_HIGH/

Table 8-3 displays SCC interrupt vector binary values

Table 8-3. SCC Interrupt Vector Binary Values

Interrupt Type	Interrupt Vector (Binary)
Even Numbered Ports	orts
Transmit Buffer Empty	0000xxxx
External/Status Change	xxxx0010
Receive Character Available	xxxx0100
Special Receive Condition	xxxx0110
Odd Numbered Ports	orts
Transmit Buffer Empty	xxxx1000
External/Status Change	xxxx1010
Receive Character Available	xxxx1100
Special Receive Condition	xxxx1110

interrupt vector table. The SCC interrupt vectors are placed at eight-byte increments in the

Use the following steps to find the interrupt vector table location for a receive character available interrupt on Port 5:

Combine the base vector's binary value with the interrupt vector's binary value to arrive at the modified vector's value:

A0h (Base Vector) = 10100000(binary value)

xxxx110(interrupt vector's binary value available interrupt on an odd numbered port) for the receive character

1

Modified Vector's

Binary Value 10101100= 0ACh (modified vector)

N Multiply the modified vector by 4 to find the interrupt vector table

0ACh * 4 = 2B0h (interrupt vector table location)

Table 8-4 lists the available interrupt vector table locations Table 8-4. Interrupt Vector Table Locations

16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Port
FOh	F0h	E0h	E0h	D0h	D0h	C0h	C0h	BOh	Boh	A0h	A0h	90h	90h	80h	80h	Base Vector Type
3C0h	3E0h	380h	3A0h	340h	360h	300h	320h	2C0h	2E0h	280h	2A0h	240h	260h	200h	220h	Transmit Buffer Empty
3C8h	3E8h	388h	3A8h	348h	368h	308h	328h	2C8h	2E8h	288h	2A8h	248h	268h	208h	228h	External/ Status Change
3D0h	3F0h	390h	3B0h	350h	370h	310h	330h	2D0h	2F0h	290h	2B0h	250h	270h	210h	230h	Receive Character Available
3D8h	3F8h	398h	3B8h	358h	378h	318h	338h	2D8h	2F8h	298h	2B8h	258h	278h	218h	238h	Special Receive Condition

8.7. Initializing SCC Interrupt Vectors

The following sample, from the CPC.C sample file, initializes SCC interrupt vectors. Each vector requires 4 bytes, and every second vector is not used.

invalid interrupt ISR by the firmware, so they are not altered modify Bit 0. The unused vectors are already initialized to point to an The SCC modifies Bits 3, 2, and 1 of the base vector type, but does not

void vector_init(void)

/* Table of SCC interrupt vectors */
static void interrupt far (*vectors[NUMLINES][4])() =

#if defined [line07_TBE, line07_ESC, line07_RCA, line07_SRC], line05_TBE, line05_ESC, line05_RCA, line05_SRC line04_TBE, line04_ESC, line04_RCA, line04_SRC line02_TBE, line02_ESC, line02_RCA, line02_SRC line00_TBE, line00_ESC, line00_RCA, line00_SRC line01_TBE, line01_ESC, line01_RCA, line01_SRC HOSTESS186 || SMARTH line03_ESC, line03_RCA, line03_SRC

#else if defined HOSTESSi {line06_TBE, line06_ESC, line06_RCA, line06_SRC

#endif line14_TBE, line14_ESC, line14_RCA, line14_SRC line15_TBE, line15_ESC, line15_RCA, line15_SRC line13_TBE, line13_ESC, line13_RCA, line13_SRC line10_TBE, line10_ESC, line10_RCA, line10_SRC line11_TBE, line11_ESC, line11_RCA, line11_SRC line08_TBE, line08_ESC, line08_RCA, line08_SRC line09 line06_TBE, line06_ESC, line06_RCA, line06_SRC TBE, line12_ESC, line12_RCA, line12_SRC TBE, line09_ESC, line09_RCA, line09_SRC

int linenum; /* line number */

int vector_type;/* interrupt vector type number */

set_vector(SYS_TYPE,system_isr);/* initialize system ISR vector */

vector_type = SCCBASE_TYPE;/* type for 1st SCC */ /* Initialize the vector table entries for each SCC */

for(linenum = 0;linenum < NUMLINES;linenum++) /* for each line */

for(i = 0;i < 4;i++)/* there are 4 vectors for each line */

vector_type += 2;/* skip unused vector */ set_vector(vector_type, vectors[linenum][i]);

Interrupts

















































Section 9. Timers

Most of the information in this section originated in the V-Series μPD70236 (V53™) User's Manual from NEC (July 1989).

9.1. TCU Operation Procedure

each timer/counter, by default is set to the following: The timer mode register (TMD), which selects the operating mode for register (TMD) and by the timer clock selection register (TCKS). timer/counters (TCT2-TCT0), which are initialized by the timer mode After the power is turned on, the state of the timer control unit (TCU) is defined by the firmware. The TCU consists of three sets of 16-bit

- Count = binary count
- Count mode = mode 2
- The TMD also issues latch commands for the timer/counters Read/write mode = write lower byte then write high byte

The timer clock selection register (TCKS), which selects the clock source for the timer/counters, by default is set to the following:

Clock input = internal clock

Divisor = 32

descriptions for more details on these settings. See the TMD (Subsection 9.2.1) and TCKS (Subsection 9.2.2)

9.2. TCU Registers

instructions. Table 9-1 lists the TCU register/command addresses. TCU read/write operations and command issuing are performed by I/O

Table 9-1. TCU Register/Command Addresses

9076h	9075h	9074h	Address
TCT2	TCT1	TCT0	Register/
TST2		TST0	Command
Read/Write	Read/Write	Read/Write	Operation
Read	Read	Read	

8-10

Timers

L

Address 9077h	Register/ Command	Operation
9077h	TMD	Write
FFF0h	TCKS	Read/Write

Writing to the timer mode register (TMD) issues a Count Latch, or Multiple Latch command (see Subsection 9.2.1). This sets the operation mode (binary/BCD count mode, count mode, and read/write mode) and latches the counter value of each counter in the TCU.

The timer/counter registers (TCT2-TCT0) write the number of counts to each timer/counter and read the count data from each timer/counter. Usually, a Count Latch or Multiple Latch command is issued, and the count data is latched before being read.

The timer status registers (TST2-TST0) read the counter status. The status information is read after the counter status is latched by a Multiple Latch command.

When both the *status* and *count data* for one counter are latched, the first read obtains the status, and the following read obtains the *count data*.

9.2.1. TMD (Timer Mode Register)

The TMD write register selects the operating mode, the Count Latch command, and the Multiple Latch command for each timer/counter. To initialize a timer/counter, write the mode word to TMD and set the mode for each counter.

Figure 9-1 shows the bits for the TMD register.




Figure 9-1. TMD Register

L

Note: Under CMODE, the x is arbitrary.

The following list describes the TMD bits:

- SC (bits 6 and 7)
- The SC bits specify the mode setting objective timer/counter (TCT2-TCT0) or Multiple Latch command. When a timer/counter is specified, setting the RWM, CMODE, and BD bits is only valid for the specified timer/counter. When the Multiple Latch command is specified, the meaning of bits 0-5 is different. See Figure 9-5 for a description of these bits.
- RWM (bits 4 and 5)

L

L

E

E

The RWM bits specify the read/write mode which writes to the timer/counter register and reads the count latch or specifies the Count Latch command. For a description of the Count Latch command, refer to Figure 9-3.

CMODE (bits 1-3)

The CMODE bits specify the count mode (0 to 5). The default setting is mode 2 (rate generator).

• BD (bit 0)

E

The BD specifies binary count or BCD count. When binary count is specified, binary counting is performed and the number of counts can be set from 0000h to FFFFh. When BCD count is specified, decimal counting is performed and the number of counts can be set from 0 to 9999.

9.2.2. TCKS (Timer Clock Selection Register)

E

12

TCKS selects the clock source and the clock prescaler divisor for the timer/counters. The clock supplied to the three counters (TCT2-TCT0) in the TCU is selected from one of the following:

- Input from the external TCLK pin (4.9152 MHz)
- Created by the internal clock (24 MHz)


The TCKS address is fixed at FFF0h in the system I/O area, which is different from other TCU internal registers.

Figure 9-2 shows the TCKS register.

E

L

Timers



-

一川田

TO THE

Figure 9-2. TCKS Register

The following list describes the TCKS bits:

CS2 (bit 4)

This bit sets the clock input to TCT2 CS1 (bit 3)

This bit sets the clock input to TCT1
• CS0 (bit 2)

This bit sets the clock input to TCT0

PS (bits 0 and 1)

These bits set the oscillation frequency division ratio.

9.2.3. TCT (Timer/Counter Registers)

There is one 16-bit timer/counter register for each channel. These registers are written and read in accordance with the read/write mode set by the mode word.

When the low-order 1 byte and the high-order 1 byte are set, one low-order byte and one high-order byte are each written by one write operation. In this case, the remaining high-order and low-order bytes become 00h.

The low-order byte is written by the first write, and the high-order byte is written to the same address by the second write.

The low-order and high-order bytes are listed in Table 9-2

Table 9-2. TCT Registers

TYOO	Trvv		Table of der
Ноо	Hww H00	1 byte	Low-order High-order
Low-Order Byte	High-Order Byte	Number of Writes	Read/ Write Mode

Reading from a timer/counter is basically the same as writing a timer/counter. In the low-order, high-order (2 bytes mode), the low-order byte is read by the first read. The high-order byte is read from the same address by the second read. (See Table 9-1 for the TCT addresses.) Timer/counter read procedures include the following:

国一国

- Direct read from a timer/counter
- Read after a Count Latch command
- Read after a Multiple Latch command

Since direct read from a timer/counter reads the count latch in the down counter tracking state, its value can change during the read operation.

Reading should be performed after a Count Latch or Multiple Latch command has been issued. (A Multiple Latch command latches the status as well as the count.)

9.3. Count Latch Command

The Count Latch command is issued by writing 0 (zero) to Bits 0-5 in the TMD register. Bits 6 and 7 (SC) choose the timer/counter to be latched (refer to Figure 9-3).

The latched count data is held until it is read or a new mode is set. The Count Latch command reads the accurate count data at the time it is issued, without affecting the counting operation.

If a timer/counter has an issued Count Latch command that has not been read, any new Count Latch commands for that same timer/counter are ignored. When the latched count data is read, the latch is cleared and returned to its original down counter tracking state.

94

Timers

Timers

Figure 9-3 shows the format for the Count Latch command




Figure 9-3. Count Latch Command Format

9.4. Multiple Latch Command

The Multiple Latch command is issued by writing 11 to bits 6 and 7 in the TMD register. When a Multiple Latch command is issued, the count data and status of the selected counters are latched. When a timer/counter in the latched state is read, the counter operation is not affected.

Figure 9-4 displays the format for the Multiple Latch command.




Figure 9-4. Multiple Latch Command Format

The following is a list of the timer/counters that CT2 to CT0 specify:

CT2 specifies TCT2

- CT1 specifies TCT1
- CTO specifies TCTO

The count data and status of multiple timer/counters can be latched simultaneously. The status shows the operating status of the timer/counter when the Multiple Latch command is issued.

Figure 9-5 shows the format for the timer status register (TST) latch status format.




Figure 9-5. TST Format

The OL bit shows the output state of the timer/counter when the Multiple Latch command was issued.

The NC bit is the invalid count flag. It shows whether or not the newest written number of counts has been transferred to the down counter.

Table 9-3 and Figure 9-6 describe when the NC flag is changed.

Table 9-3. NC Flag Change

Operation (to) Counter	NC Flag
Writing of the mode word (to corresponding counter)	1
* Writing of the number of counts to the count register	1
Transfer of the number of counts from the count register to the down counter	0

^{*} In the read / write 2 bytes mode, the flag becomes I when the second byte is written.

L

U.

UL

UL.


9-6

Timers

1

Timers

UA.



1 - 1 m

Figure 9-6. NC Flag Change

9.4.1.State of Multiple Latch Commands

the count or status latch is read, it is cleared. Latch commands until they are read, or until a new mode is set. Once After being latched, the count and status latches ignore other Multiple

The state of Multiple Latch commands is shown in Table 9-4

Table 9-4. State of Multiple Latch C

	T	TCT0	T	TOTI	T	TCT2
	Count	Status	Count	Status	Count	Status
1. Start	С	С	C	C	a	0
2. TCT0, Count Latch	۲	С	С	С	c	c
3. TCT1, Status Latch	۲	С	С	Ľ	С	0
4. TCT0 & TCT2 Count & Status Latch	Γ*	r	C	r	۲	H

C = Latch Clear State
L = Latched State
* = Command Imorre

= Command Ignored

Table 9-4. State of Multiple Latch Commands (Continued)

2 1 1 2 2	7. TCT0-TCT2 Count & Status Latch	6. TCT0 & TCT1 Count & Status Latch	5. TCT0, Count & Status Read		
2	т.	Т	С	Count	TC
S	Γ.	Т	C	Status	TCT0
	1,*	T	С	Count	T
	1.*	r.*	1	Status	TCT1
	L*	1	T	Count	I
	L.	TH.	T	Status	TCT2

C = Latch Clear State
L = Latched State
* = Command Ignored

read/write mode). When reading is continued, the tracking state count value of the unlatched down counters is read operation, regardless of whether the count data or status was latched A Multiple Latch command always reads the status at the first read first. The count data is read at the next 1 or 2 reads (differs with the

9.5. Using Timers

explain how to use the timers: Three general-purpose timers are available. The following steps

to the timer control word at the 9077h I/O address Clear/disable each timer first by writing the appropriate value out Table 9-5 lists the timer control word values

Table 9-5. Timer Control Word Values

2	1	0	Timer
B4h	74h	34h	Control Word Value

N Set up the desired frequency by writing to the appropriate timer count register.

To do this, write the least significant byte (LSB) of the frequency followed by the most significant byte (MSB) of the frequency.

Table 9-6 lists the timer count register addresses

Timers

W

Table 9-6. Timer Count Register Addresses

Timer	Count Register Address
0	9074h
1	9075h
2	9076h

set up the TCKS register for an internal clock and a divisor of 32. decimal) for a certain frequency. It is assumed that the firmware The following formula calculates the timer count register value (in

Count Value =

750,000

Desired Frequency

Convert this value to hexadecimal before using it in code.

9.5.1.Timer Frequencies

Table 9-7 lists the possible timer frequencies.

Table 9-7 Time

Frequency Times Per Second 11.4 20 30	es Count Register Hexadecimal Value FFFF 927C 61A8
40	493E
60	30D4
70	29DA
80	249F
90	208D
100	1D4C
110	1AA2
120	186A
130	1689
140	14ED
150	1388

Table 9-7. Timer Frequencies (Continued)

200		Frequency Times Per Second
0EA6	5***	Count Register Hexadecimal Value

Example 9-1 sets timer 1 to a frequency of 20 times per second.

	n	0	н	ы	0	-	1
	VOL	H	NOV	mov	Ħ	MOA	NOV
	al,92h	dx,al	al,7ch	dx,9075h	dx,al	al,74h	dx,9077h
The state of the s	; 20 times per second - MSB	; write LSB out	; 20 times per second - LSB	; dx = timer 1 count register	; clear timer 1	; to clear timer 1	; dx = timer control word

Example 9-1. Setting Timer 1

Example 9-2 sets timer 2 to a frequency of 120 times per second.

; write MSB out	dx,al	out	
; 120 times per second - MSB	al,18h	mov	
; write LSB out	dx,al	out	
; 120 times per second - LSB	al,6ah	mov	
; dx = timer 2 count register	dx,9076h	mov	
; clear timer 2	dx,al	out	
; to clear timer 2	al,0b4h	mov	
; dx = timer control word	dx,9077h	mov	

Example 9-2. Setting Timer 2

9.5.2. **Disabling Timers**

The three general-purpose timers are disabled by writing the appropriate value to the timer control word at the 9077h I/O address. See Table 9-5 for the timer control word values.

Example 9-3 clears Timer 1 and Timer 2.

; dx = timer control word ; to disable (clear) timer 2 ; disable timer 2	dx,9077h al,0b4h dx,al	mov mov	
; dx = timer control word ; to disable (clear) timer 1 ; disable timer 1	dx,9077h al,74h dx,al	mov	

Example 9-3. Clearing Timers 1 and 2

Timers



























٦.











Section 10. SCC Port Communications

10.1. Command and Data Register I/O Addresses

are accessible from the controller side only. port has preassigned command and data register I/O addresses, which Each Serial Communications Controller (SCC) has two ports. Each

register transmits and receives data. The command register sets up the communication parameters (baud rate, parity, data bits, stop bits, flow control, and so forth.). The data

Note: Refer to the 8530 technical manual for specifics on setting up the SCC port.

Table 10-1 lists the command and data register I/O addresses

Table 10-1. SCC I/O Addresses

Controller Port	SCC Port	Command Register	Data Register
1	0	E1F4h	
2	1	E1F0h	

10.2. Writing a Value to Port 1

The following example writes a value (3) to Port 1's command register: outp (0xE1F4, 4); outp (0xE1F4, 3); /* Write value (3) to register 4 */ /* Setup register 4 index on port 1 */

The following example writes a value (31h) to Port 1's data register: outp (0xE1F6, 0x31); /* Write value (31h) to data register on port 1 */

M

control program.

10

Section 11. Downloading and Program Executing a Control

11.1. Overview

DPLOADER.C on the Developer's Toolkit diskette. The concepts in this section are demonstrated in the sample program,

To download and execute a control program, use the following steps:

starting at the controller memory address C00h. Write the control program's executable code to dual-ported RAM, Use the copy firmware utility command (02h) to place the control

Note: You can use the DPLOADER program, which is located on the program at any controller memory address below 1MB. prompts you for the information it needs to download the DPLOADER.EXE, enter dploader at the prompt. DPLOADER toolkit diskette, to download a control program. To execute

at D0000h. system, sets the I/O address at 218h and the memory address DPLOADER, which is a program for the MS-DOS operating

invoke the execute control program firmware utility (01h). address B80h from 55AAh to AA55h

Compliment the two-byte interaction flag at the controller memory

ω The control program should immediately perform the following

Disable interrupts

Allocate a local stack

timers, and SCCs Initialize the interrupt vectors for the system's interrupts,

normal operation. Following this initialization, enable interrupts and continue with

Comtrol recommends that the control program sets up its interrupt vectors and then compliments the bytes of the interaction flag back to properly. 55AAh. This notifies the system that the control program is functioning

SCC Port Communications

Using firmware utilities allows you to place and invoke a control program anywhere in the controller's memory below 1MB.

The following is a list of the firmware utility buffer fields, taken from the firmware user area map in Table 5-2:

2Eh Offset

The firmware utility command executes upon interrupt. The utility commands are listed in Table 11-1.

Table 11-1. Utility Commands

status to finish	following message buffer p 30h = source segment 32h = source offset 34h = destination segment 36h = destination offset 38h = count (two bytes) When complete, it sets the	O1h (default) O2h (default) O3h = segment O3h = offset A control program sets status to finished (stat	00h A null commar and return.	Command	Amore at at Centry
Reserved, currently uses a null	A copy command that uses the following message buffer parameters: 30h = source segment 32h = source offset 34h = destination segment 36h = destination offset 38h = count (two bytes) When complete, it sets the command status to finished (status=01)	Executes a control program at a vector in the message buffer: 30h = segment 32h = offset A control program sets the command status to finished (status=01).	A null command that is set for status and return.	Action	оши сошшания

2Fh Offset

The firmware utility status holds the status of the firmware utility command. The values include:

- 00h default (command processing)
- 01h (command processing finished)
- 02h through FFh (reserved)

30h Offset

The firmware utility message buffer is a message buffer for commands. This buffer is initialized before the controller is interrupted. The controller can also return information in this buffer.

11.2.1. Using the Copy Command (02h)

The following steps explain how to use the copy command (02h) to download the control program at the execution address in the controller's memory:

Ó

- Write the controller memory segment and offset of the source buffer at offsets 30h and 32h in the firmware user area.
- Write 02h (copy) in the firmware user area.
- Write the first (or next) block of the control program into the dual-ported memory source buffer.
- Write the number of bytes in the source buffer at offset 38h in the firmware user area.
- Write the controller memory first (or next) destination segment and offset at offsets 34h and 36h in the firmware user area.
- Write 00h at 2Fh (status field) in the firmware user area.
- Interrupt the controller.
- Wait for the status field to change to 01h, indicating that the copy is complete.
- Repeat steps 3 through 8 until the entire control program is downloaded.

11.2.2. Using the Execute Command (01h)

The following steps explain how to use the execute command (01h) to start executing a previously downloaded control program:

- 1. Write AA55h at offset 0 (interaction flag) in the firmware user area
- Write 01h (execute) at offset 2Eh (command field) in the firmware user area.
- Write the control program entry point segment and offset at offset 30h and 32h in the firmware user area.
- Interrupt the controller.
- Wait for the control program to change the interaction flag to 55AAh.

11.3

Downloading and Executing a Control Program

11.3. Using the DPLOADER Program

You can use the **DPLOADER** DOS program found on the *Developer's Toolkit* diskette, to download a control program. This program uses the following format:

DPLOADER [control-program-name] [Turbo Debugger (Y/N)]

1

Where:

control-program-name is an optional name of the control program file to download. If not given this defaults to CPC.BIN.

Turbo Debugger (Y/N) is an optional Yes or No switch indicating whether or not to invoke the Turbo Debugger program remotely to allow debugging of the control program.

The DPLOADER program uses the 218h I/O address and D000:0 memory address for the controller.

Section 12. Debugging Tools

関する。

12.1. Debugging Tools Overview

This section contains information on a variety of debugging tools available to you. These tools include the following:

The Borland Turbo Debugger

Firmware debugger

12.2. Turbo Debugger Overview

The Borland Turbo Debugger is a source-level debugger that provides a windowing user interface. Comtrol supports the use of this debugger, which allows you to execute and debug programs that operate on the controller.

There are two possible debugging environments:

- A single PC with the controller and Turbo Debugger.
- Two PCs, one with the Turbo Debugger and the other with the controller. The following subsections describe this method.

You can debug only code that resides in RAM. The Borland Turbo Debugger cannot make firmware debugging calls (for example int 21h, the firmware RAM query) to the controller.

Note: The firmware on the controller only supports the Borland C++
4.02 version of the Turbo Debugger.

The controller is not backwards compatible with earlier

12.2.1. Setting Up the Hardware Environment

versions of the Turbo Debugger.

The following subsections discuss a debugging environment that consists of a

- Development PC that displays the Borland Turbo Debugger.
- Remote PC that executes the controller's control programs under the Borland Turbo Debugger environment. The controller is installed in this system.

See the documentation that came with the Turbo Debugger for detailed information about system requirement to run the Turbo Debugger.

To use this subsection, you should have ordered the Development



Downloading and Executing a Control Program

114

Board Option on your controller. This option is provided at no additional charge and includes the following pieces:

- A debug/reset header soldered to the controller
- A debug/reset box and cable

Note: If you have any questions regarding the Toolkit or the Development Board Option, contact Comtrol using the information provided in Appendix A.

Use the next subsection to connect the debugging environment.


12.2.2. Connecting a Two-PC Environment

To physically connect the debugging environment, perform the following steps (see Figure 12-1):

... Connect the development PC to the remote PC with an RS-232 null-modem cable.

THE PERSON NAMED IN

- Attach one end of the cable to port 8 of the controller's interface box.
- Attach the other end of this cable to the COM1 or COM2 port of the development PC.
- Connect the cable attached to the reset/debug box to the reset/ debug header on the controller.



Note: This assumes that the interface box has already been attached to the controller (see the Interface Reference Card).

Figure 12-1. Cabling between the Development System and the Remote System

12.2.3. Configuring Symbol Tables

To use the Borland Turbo Debugger, you must generate a symbol table to accompany your program on the development PC.

Use the following steps to create a symbol table:

- Use the compiler's command options to compile and link your program (refer to your compiler documentation for specifics).
- Run the resulting EXE file through the Turbo Debugger symbol table separating utility, which is called TDSTRIP.EXE.

This utility removes the symbol table from the executable file and places it in a separate file. The symbol table file has a .TDS extension.

Run the stripped CPC.EXE file through the Comtrol locate utility
called CLOCATE.EXE. This converts the load module for the MS-DOS
operating system into an executable download file called CPC.BIN.

The sample MAKEFILE.BC make file on the Developer's Toolkit diskette gives an example of how this is done.

12.2.4. Invoking the Remote Kernel

u

The controller's firmware contains a Turbo Debugger remote kernel that must be invoked before the development PC can establish communications with the controller.

日一旦

Invoke the kernel by executing an int 27h interrupt to the controller's processor. This interrupt can be executed in one of two ways:

Before downloading the control program

- The system processor writes the interrupt's opcode value (27 cdh) into dual-ported RAM at the C0:0 local processor address.
- 2. The system processor executes the firmware utility, which executes the int 27h ISR to start the kernel.
- 3. Download the control program to start the debugging session.

Flowchart 12-1. Executing int 27h Before Downloading the Control Program

Within the downloaded control program

To embed the int 27h interrupt within the downloaded control program, enter the starting address of the instruction immediately following the int 27h interrupt (do this in the <Ctrl> G step of the Turbo Debugger start-up sequence).

Debugging Tools

Example 12-1 shows a sample in assembly language

start_debug: int 27h

; invoke Turbo Debugger remote kernel symbolic address for

THE WAY

T

日本国

The state of

; Turbo Debugger <CTRL G>

Example 12-1. Embeddingint 27h

Note: Debugger. When debugging code remotely, do not use or initialize line (Port 8) of the SCC channel because it is used by the Turbo

Running the Turbo Debugger

you can run the Turbo Debugger The Developer's Toolkit diskette contains sample C programs. Before

- Create directories on both the remote and the development PCs
- Copy the following programs to the appropriate systems
- Remote System
- DPLOADER, CPC.BIN, and HITERM.EXE (executable files)
- Development System
- CPC.C, CPC.H, and CPCSTART.ASM (source files
- CPC.TDS (symbol table)

Note: If you have not done so already, install the Borland Turbo Debugger Version 4.02 on the development system.

Use the following steps to invoke the debugger on both systems.

saves time and keystrokes when performing subsequent Because this procedure can be tedious, steps have been included debugging sessions. to invoke the Turbo Debugger macro recording function. This

- ۳ Invoke DPLOADER on the remote system, by entering the following at the prompt:
- dploader
- 12 Authorize DPLOADER to reset the controller, identify the control Kernel program to download, and to invoke the Turbo Debugger remote
- 00 entering the following at the prompt: Invoke the Borland Turbo Debugger on the development system, by

td -rp# -rs3

-rs3 specifies 38.4K baud for the Turbo Debugger, Version 4.02 -rp1 specifies the COM1 port and -rp2 specifies the COM2 port.

> An opening window appears first, followed by the CPU window.

Note: If your control program becomes large, the debugger may need additional memory to hold the symbol table. In that case, add the -smxx option to the 1d command, where xx is the number of Kilobytes to be used for the symbol table.

See the CPC.EXE and CPCSTART sample files for examples of the following steps. Your macros will differ, depending on the files to

Press <Alt> O and choose Macros and then Create

The Turbo Debugger prompts you for the macro keystroke sequence

Ç Set the stack sequence to 98h

THE PARTY OF

The Late

THE TANK

THE LAND

- Press <Alt> V to view.
- ō Press R or press the <Arrow key> to Registers
- n highlighting SS and press <Alt> F10. Press the <Arrow key> to choose the Stack Segment by
- Press C or press the <Arrow key> to Change
- Enter the value (in this case, 98h), press <Enter>, <Alt>W for Window, and then Close.
- Note: getting stepped on by the stack startup program. Failure to do so might result in your code The Stack Segment (SS) must be set to 98h before executing the
- Press <Alt> F and choose Symbol load

THE LEE

- example file uses the cpc.tds symbol table file. Choose the file to load, and enter the symbol table's file name. The
- 00 Press <Alt> F and choose Table relocate.
- 9 Enter the new segment value.

This value should always be 0C0. This specifies the segment to execute on the controller's processor.

- Press < Ctrl> G and enter the address of the entry point, in this example. Type start.
- Press <Ctrl> N.

segment:instruction pointer). This updates the registers for the CS:IP (current

- 12 Enter the first instruction displayed to assemble, in this example
- not acknowledge that your program is loaded you do not enter the first instruction displayed, the debugger does type in the first character of the instruction (c in the example). If To bring up the Enter instruction to assemble window, you must

the macro facility records all of your actions. To stop recording, open the **Options** menu and choose **Macros** and **Stop recording**. To save the macro, open the Options menu and choose Save options. At this point, you can customize your environment, but remember that

steps 6 through 11 For future debugging sessions, use this macro to automatically replay

debugger starts To invoke the macro, type the specified macro keystrokes when the

If the Borland Turbo Debugger is running and a breakpoint is never reached, press the Reset switch to stop execution.

12.2.6.Single-Stepping Instructions

than single stepping over it. occur. To avoid this, set a breakpoint after outp() and run to it, rather However, if this instruction is single-stepped, the interrupt may not normally results in a Transmit Buffer Empty (TBE) interrupt. For example, outp(0xelf6,0x31) writes a character out to Line 0. This Single-stepping through hardware interrupt instructions with the <F7> and <F8> function keys may not generate interrupts reliably.

12.3. Firmware Debugger Background

controller, and it provides the following functions: debugger. The debugger is part of the firmware installed on the This section explains the commands to use with the firmware

- Displays/changes memory
- Single steps Displays registers
- Disassembles instructions
- Sets breakpoints
- to I/O ports Performs input and output

The debugger console is initially assigned to the first serial port on the controller. The serial communications parameters are defined as follows:

9,600 bits/second

- No parity
- Eight (8) bits per character
- One (1) stop bit

Because these parameters are fixed, a program cannot alter them.

Note: This assumes that the interface box has already been attached to the controller in the development PC (see the Interface Reference Card).

12.3.1.Invoking the Firmware Debugger

routine (ISR). The controller firmware provides access to debugger The firmware debugger essentially operates as an interrupt service functions through the following software interrupts:

| | | | |

- mitialization. firmware configures Port 1 as the debug console during system A program can invoke the debugger through this interrupt. The

executing the software interrupt. console by executing this interrupt. Load a valid device number from 0 to F (Ports 1 through 16) into the AL register before After the system initializes, a program can change the debug

Note: To access the firmware debugger, make sure that you have your system connected as shown in Subsections 12.5.1 and 12.5.2.

To invoke the firmware debugger, press the Debug switch on the box

12.3.2.Firmware Debugger Commands

Table 12-2 lists the commands the firmware debugger supports

Command	Name	Name Function
В	Byte	Formats all succeeding input or output commands to read or write 8 bit values.
D	Dump	Displays the contents of a specified memory region.
E	Edit	Changes the contents of a specified memory byte.
Ħ	FIII	Changes the contents of a specified memory region.
G	ം	Continues execution from the current location with or without breakpoints.
-	Input	Inputs and displays a byte or word from the specified I/O port.
0	Output	Outputs a byte or word to the specified I/O port.
R	Register	Displays the contents of all registers.
Т	Trace	Executes the next instruction (single step).
u	Unassemble	Unassemble Disassembles a specified memory region.
w	Word	Formats all succeeding input or output commands to read or write 16 bit values.

Debugging Tools

T

12.3.3. Firmware Debugger Command Definitions

apply to the debugger commands: listed in Tables 12-2 and 12-3. The following is a list of guidelines that This subsection describes how to use each of the debugger commands

Each command consists of a single letter, followed by one or more parameters

THE PERSON NAMED IN

1.00

- Optional parameters are displayed inside parenthesis ().
- combination of both. Enter commands and parameters in uppercase, lowercase, or a
- Commands executed after pressing <Enter>
- The debugger prompt is a hyphen (-).

The location of syntax errors is indicated by the pointer error.

Table 12-2. Debugger Command Definitions

Format	mat Where Clause
В	Arguments are not required.
	starting address specifies the first address of a range of addresses to display and takes any of the following forms:
	 A segment value, offset value pair separated by a colon (:)
	 A segment register mnemonic and an offset value separated by a colon (:)
	 An offset value only (a default segment is used)
	anding address is an offset walno within the

THE PERSON NAMED IN

(ending address) D (starting address)

10

D (starting address) (l length)

segment specified by the starting address, which specifies the last address of a range of addresses to display.

Note: length specifies the number of bytes to display. If ending address or I length is not specified, the default display length is 128 bytes.

command has not been entered, display starts at the current CS:IP location. If a D command has been entered, display starts with the byte following the last byte displayed. The default If arguments are not specified and a D length is 128 bytes.

memory from 0040h:000h through 0040h:00ffh: Continued

The following commands display the contents of

Table 12-2. Debugger Command Definitions (Continued)

Format	Where Clause
D (starting address) (ending address)	D 40:0 FF or D 40:0 L 100The following command displays the contents of memory from the 1000h offset. This is within the segment that the ES
70	register currently points to. The ES register uses the 107Fh offset, which is the default
D (starting address) (llength) (cont.)	length. DES:1000
	starting address specifies the first address of a range of addresses to change and takes any of the following forms:
	 A segment value, offset value pair separated by a colon (:)
	 A segment register mnemonic and an offset value separated by a colon (:)
E (starting address)	 An offset value only (a default segment is used)
(byte vatue)	byte value specifies the value to change. If no byte value is issued, you enter edit mode.
	The following commands change the contents of memory 0040h:000h:
	E40:0 55
	Note: In edit mode, to continue editing the next byte, press the space bar. To exit edit mode, press the return key.
	starting address specifies the first address of a range of addresses to change and takes any of the following forms:
	 A segment value, offset value pair separated by a colon (:)
(ending address)	 A segment register mnemonic and an offset value separated by a colon (:)
or come	 An offset value only (a default segment is used)
F(starting address) (l length) (byte value)	ending address is an offset value within the segment specified by the starting address, which specifies the last address of a range of addresses to change.
	I length specifies the number of bytes to change. byte value specifies the value to change.
	byte vatue specifies the value to change.

Debugging Tools

Continued

Format	Where Clause
F (starting address) (ending address) (byte value) or F(starting address) (l length) (byte value) (cont.)	The following commands change the contents of memory from 0040h:000h to 0040h:FFh: F40:0 FFh 55 or F40:0 L 100 55
	breakpoint address specifies an address where program execution is interrupted, and control is returned to the debugger. If a breakpoint address is not specified, the program continues normal execution.
G (breakpoint address)	The following command allows program execution to continue from the current location (CS:IP), and sets a breakpoint at 4000h:0007h. If the program attempts to execute the instruction at this address, execution is interrupted, and control is returned to the debugger. G 4000:7
I portaddress	portaddress specifies a 16 bit I/O address for input data. The size of the input data (byte or word) depends on the current I/O mode (see B and W commands).
	The following command inputs data from the I/O port at 202h:
O portaddress value	portaddress specifies a 16 bit I/O address for output data. The size of the output data specified by value (byte or word) depends on the current I/O mode (see the B and W commands). The following command outputs 55h to the I/O port at 200h:
	O 200 55
	Arguments are not required.
Ŧ	Arguments are not required.
U (starting address)	starting address specifies the first address of a range of addresses to disassemble and takes any of the following forms:
	 A segment value, offset value pair separated by a colon (:)

lable
12-2.
Table 12-2. Debugger
Command
Definitions
(Continued)

W Arguments are not required.	The following comma instructions (default at the 0003h offset, w CS register points to: U CS:3		If arguments are not specified and a U command has not been entered, disass begins at the current CS:IP location.	count specifies the number of instru disassemble. If count is not specified of 16 instructions are disassembled	 A segment register mnemonic value separated by a colon (:) An offset value only (a defaulused) 	
required.	The following command disassembles 16 instructions (default count). Disassembly begins at the 0003h offset, within the segment that the CS register points to:	If a U command has been entered, disassembly begins with the instruction following the last instruction previously displayed. The following command disassembles eight instructions starting at 4000h:0003h: U 4000:38	If arguments are not specified and a U command has not been entered, disassembly begins at the current CS:IP location.	count specifies the number of instructions to disassemble. If count is not specified, a default of 16 instructions are disassembled.	A segment register mnemonic and an offset value separated by a colon (:) An offset value only (a default segment is used)	MITCLE CIANSE

12.4. Using the Firmware Debugger

The following is a list of things to remember when using the firmware debugger:

- Jump instructions display the next instruction's address as a relative address, not as an absolute address.
- Non-8086 instructions do not disassemble correctly, but they do execute correctly.

The instructions appear as follows:

* data *

Timer, system, and SCC interrupts continue to occur when using the firmware debugger.

These ISRs cannot make any assumptions about the state of any registers. This includes the segment registers, which the firmware debugger modifies for its own use. Because of this, the ISRs must save and initialize the registers. Then, the registers must be restored before exiting the ISRs.

Debugging Tools



































Appendix A. Developer's License Agreement and Contacting Comtrol

Developer's License Agreement

At Comtrol, we want to encourage you to develop software products for our hardware products, so we developed this no-nonsense Developer's License Agreement.

order for Comtrol to protect its copyrights, we have some limitations on reproduction and distribution: United States copyright law and international copyright treaties. In The software supplied with the Developer's Toolkit is protected by

- will operate with Comtrol brand hardware and software The software may only be used to develop software products that
- the Developer's Toolkit. You may not reproduce nor distribute the source code contained in
- Any reproduced or modified Developers's Toolkit software 1993, 1994, 1995 Comtrol Corporation), or your own copyright Comtrol's copyright notice (for example, Copyright 1991, 1992, distributed in executable object code form must bear either

Other than these restrictions, programs that you write using the materials in the Developer's Toolkit may be used, distributed, modified, or licensed by you as you decide

Sample programs are provided to help you start programming right away. You may edit, modify, or otherwise incorporate these programs your customers without any other license fee or restriction. and routines; and you may redistribute and license them for use by

controller. arising from your own products which include any Comtrol Software you agree to hold us harmless from all claims, liability, and damage Products. It will not function properly with any other brand of Remember that this software is designed for use only with Comtrol Of course, you are solely responsible for your own programming and

A.2. Contacting Comtrol

staff of hardware and software engineers, and technicians available to If you need assistance or have questions about any of our products, contact Comtrol using one of the following methods. Comtrol has a

Corporate Headquarters:

email: support@Comtrol.com

FAX: (612) 631-8117

BBS (for device driver updates); (612) 631-8310

Note: The BBS supports modem speeds up to 28.8 Kbps (V.FC) with 8 bits and no parity.

Toll free: (800) 926-6876

Phone: (612) 631-7654

Comtrol Europe:

BBS: +44 (0) 1* 869-243-687

Note: The BBS supports modem speeds up to 14.4 Kbps with 8 bits and no parity.

FAX: +44 (0) 1* 869-323-211

Phone: +44 (0) 1* 869-323-220

*Dependent upon the telephone carrier until April 16, 1995

Index

LIL

IR

Symbols

µPD71071 mode commands 7-4

Numerics

8530 interrupt 8-5

「「三」

accessing

DMAU registers 7-4

I/O switch settings 3-2 reserved for I/O 3-3

addresses address conversion table 6-3

low-order 7-2 high-order 7-2

relocating 6-1

signal bits 7-2 SCC I/O 10-1

addressing

normal mode 6-1

autoinitialization function 7-11 AT/PC mode AL register 8-5 control register #1 3-6

AX register 8-5

BRKXAn 6-6 Borland Turbo Debugger (see boot flag 5-4 binary values Bibliography v Turbo Debugger) SCC interrupt vector 8-7 count register 7-7 address register 7-8

> building sample programs 2-20

channel port function 7-1 development system and remote system 12-2

comm message queue channel register (see DCH) 7-6 extended addressing mode 6-6 interrupts 8-1

commands 7-4 command definitions copy 11-3 firmware debugger 12-7-12-11 map of 2-9

utility 5-6 execute 11-3 firmware debugger 12-7 firmware 11-2-11-3 Multiple Latch 9-6 Count Latch 9-5

CONFIG_QUERY 8-5 components Comq 2-8 controller 1-2

configuration control register CONFIGURATION_CONTROL_ configuration control register 4-3 interrupts 4-5 bits 4-4 Int 25 4-5 Int 24 4-5

REGISTER_READ 8-5

U.

L

control register #1 controller control register control programs configuring CONFIGURATION_CONTROL_ toolkit installation 1-4 toolkit contents iv support iii SIMMs upgrade 1-1 resetting 3-3 memory 1-3 view of RAM 5-2 interrupting 3-4, 8-1 initializing 3-3 identification byte 3-3 I/O address 4-1-4-5 features 1-1 EPROM 1-2 components 1-2 AT/PC mode 3-6 I/O internal addresses 4-1 writing 3-5 system 7-2 overview of 3-4 configuration bits 4-4 functions 1-4 configuration 4-3 #4 interrupt values 3-13 #3 window offset 3-11 model 2-1 symbol table 12-3 #3 format 3-10 #2 format 3-8 #1 format 3-6 executing 11-1 downloading 11-1 REGISTER_WRITE 8-5 how it works 2-2 interrupts 4-5 Int 25 4-5 Int 24 4-5 direct memory access (see DMA) **DICM 7-5** device debugger DEBUGGER DEBUG_PORT DDCWEV 7-10 DDC 7-9 DCH DCA 7-8 DCC 7-7 DBC 7-7 DBA 7-8 current copy command 11-3 counter count control register 7-9 interrupt 8-4 interrupt 8-4 ROT 7-9 EXW 7-10 read 7-6 **DDMA 7-9** BHLD 7-10 write 7-6 status 9-2 value data 9-2 update 7-11 TCRS 9-10

development board option Developer's License Agreement. debugging tools 12-1-12-11 Count Latch command 9-5 description of iv firmware overview 12-6 count register 7-7 address register 7-8

100 DPLOADER 2-13 downloading DMK 7-12 DMD 7-10 DMA 7-1 disabling using 11-4 control program 11-1 ADIR 7-11 W/B 7-11 **TMODE 7-11** TDIR 7-11 **AUTI 7-11** registers 7-2 definition of 7-1 terminal count interrupt 8-5 status register (DST) 7-12 registers 4-1 mode control register (DMD) mask register (DMK) 7-12 initialize command register device control register (DDC) current count register (DCC) current address register (DCA) control unit (DMAU) 7-1 address registers 7-8 channel register (DCH) 7-6 base address register (DBA) 7-8 addressing 7-1 DPM 3-4 base count register (DBC) 7-7 timers 9-11 initialization changes 7-5 addresses 7-3 accessing 7-4 (DICM) 7-5

extended address mode 6-1-6-7 expanding execute command 11-3 executing ENTER/EXIT_EXTENDED_MODE enabling ESC_isr 2-7 EPROM dual-port memory DTR output 4-4 DST 7-12 DTR source 4-4 DPM 5-1-5-7 memory 6-1 control program 11-1 serial numbers iii description of 1-2 enable 4-4 DPM 3-4 TC0-TC3 7-12 see DPM RQ0-RQ3 7-12 control window size 3-10 EPROM 4-4 system view of 5-2 map 2-9, 5-1 enabling 3-4 disabling 3-4

nmware utility status 5-6 utility message buffer 5-6 utility commands 5-5 utilities 11-2 defining the data area 5-7

functions hiwrite 2-5 hiread 2-7 hiopen 2-5 autoinitialization 7-11 map of 2-9 firmware user area 5-3

symbol table 12-3

generating

hiclose 2-15 heartbeat counter 5-5 hardware setting up debugging environment 12-1

hiopen 2-5, 2-14 HIL.IB.C 2-13 addresses 7-2

high-order

hiread 2-7, 2-16

hiwrite 2-5, 2-17

I/O address switch settings 3-2 setting for the system 3-1 conversion table 6-3 controller 4-1-4-5 map 3-3 addresses for SCC 10-1 block functions 1-3

> installation input/output (see I/O) initializing initialize command register 7-5 identication byte IMR 8-6 identification number 5-5 I/O_base+1 3-5 I/O address (cont.) extended addressing mode 6-5 controller 3-3 bits 8-6 system 3-1-3-14 controller 3-3

interrupt service routine (see interrupt mask register (IMR) 8-6 internal I/O address (IOGA) 7-3 internal addresses interaction flag 5-4 Int 25 4-5 Int 24 4-5 ISR) 8-2 controller I/O 4-1 toolkit 1-4 I/O switch settings 3-2

interrupts clearing 8-1 configuration control register

controller 3-4, 8-1 control register address 4-2 hardware 8-6 control register #4 values 3-13 IMR 8-6 control register 8-2

Vi.

ű.

low-order

addresses 7-2

invalid interrupt field 5-5 vectors 8-3-8-6 setting 8-1 SCC vector types initializing 8-9 table locations 8-8 binary values 8-7

> ISR IRQ7 interrupt 8-6 IRQ 8-1 IOGA 7-3 invoking remote kernel 12-3 system_isr 2-4 SRC_isr 2-7 timer 8-2 RCA_isr 2-6 internal 8-2 ESC_isr 2-7 remote kernel 12-3 timer1_isr 2-8 TBE_isr 2-6

I I

L

-

invoking

firmware debugger 12-7, 12-11

memory (cont.)

No.

1

IN IN

Kerne

local RAM map line tables kernel call map of 2-10 normal mode 5-4 extended mode 5-4 definition of 2-2 spl 7 () 3-3 invoking remote 12-3

map 5-3 memory mask register 7-12 MAKEFILE 2-19 above one megabyte 3-7 description of 1-3 control register functions 1-4 below one megabyte 3-9

W

W

W

Multiple Latch command 9-6 mode microprocessor state of 9-8 control register 7-10 NC flag change 9-7 **DMAU 7-1** components 1-2 standard map 1-3 sliding window 1-3 dual-port 5-1-5-7 I/O transfer 7-11 I/O block functions 1-3 expanding 6-1 DPM map 5-1

non-maskable interrupt (NMI)

on-chip peripheral selection old config map 5-4 register (OPSEL) 7-2

prerequisites port communications page registers 6-2 page register system iii writing a value to port 1 10-2 conversion 6-3 SCC 10-1

RCA_isr 2-6 RAM_QUERY controller view of 5-2 interrupt 8-4

controller identification byte status register 7-12 spl 7 () kernel call 3-3 SRC_isr 2-7 sliding window 1-3 setting SIMMs upgrade 1-1 setting up serial numbers Serial Communications security GAL SCC_base interrupt 8-6 sizes 3-12 SCC 4-4 interrupts 8-1 routine rotating priority 7-9 resetting EPROM iii address 4-3 RETXAn 6-6 Controller (see SCC) port map 5-4 interrupt vectors 8-7 Turbo Debugger 12-4 system_isr 2-4 controller 3-3 table locations 8-8 initializing 8-9

debugging environment 12-1 extended addressing mode 6-6 RS-422 synchronous support 4-3 RS-232 synchronous support 4-3 reserved addresses 3-3 port communications 10-1 remote interrupt vector types 8-7 data register addresses 4-2 command register addresses invoking kernel 12-3

TMD

bits 9-3

timers 0 - 2 count register

disabling 9-11 clearing 9-11

addresses 4-2

timers 9-1-9-11 timer1_isr 2-8

toolkit TMD 9-1, 9-2

system_isr 2-4 system message queue SYSTEM interrupt 8-5 system Sysq 2-8 synchronous symbol table switch settings support view of DPM 5-2 cabling debugging reserved I/O addresses 3-3 control register (SCTL) 7-2 generating 12-3 interrupting the processor 8-1 I/O addresses 3-1-3-14 RS-232 and RS-422 support 4-3 I/O address 3-2 controller types iii Turbo Debugger iii environment 12-2

> TIMER 2 interrupt 8-6 TIMER 1 interrupt 8-6 TIMER 0 interrupt 8-5

using 9-9

status register (TST) 9-7

timer 2 9-11 timer 1 9-11

timer control unit 9-1

A

reading

configuration control register

1

timer (cont.)

Multiple Latch command 9-6

setting

state of 9-8

Ä

mode register (TMD) 9-1 counter registers 9-4 Count Latch command 9-5 control word 9-9, 9-11 clock selection register (TCKS clock selection register 9-3 TURBO_DEBUGGER_REMOTE Turbo Debugger 12-3 STOOL transmit buffers map of 2-10 overview 12-1 configuring symbol table 12-3 support m setting up hardware running 12-4 debugging 12-1-12-11 installation 1-4 contents iv building sample programs environment 12-1 sample programs building 2-20

timer

TCU 9-1

registers 9-1

registers 9-5

TCT 9-4

TCKS 9-1, 9-3, 9-4

TBE_isr 2-6

mode register 9-2

ISR 8-2

frequencies 9-10

count register 9-9

Index-6

nsing

d

firmware debugger 12-11 using utilities 11-2 utilities firmware 11-2

-

utility commands 5-6

V53 microprocessor DMAU 7-1 extended addressing mode 6-1-6-7

W

window offset control register #3 3-11 writing configuration control register 4-5

